Download Print this page

Operation - 4ms rotating clock divider User Manual

Eurorack module

Advertisement

Operation

Apply a clock signal to the Clock Input jack. Rising edges of 5V or greater will cause the internal dividing counters to be
incremented. Each jack has its own counter that counts from 1 to its divide-by-amount, and then resets back at 1. In up-beat
counting, each jack outputs a trigger pulse when its counter reaches the divide-by amount assigned to that jack. In down-
beat counting, each jack fires when its counter is 1. Typically, the outputs will patch to trigger-able or gate-able modules
(drum modules, ADSR envelope/transient generators, step sequencer clock input, etc..), but the RCD can also operate in the
audio frequency range, thus crudely stepping pitch downward.
Clock outputs (up-beat counting):
IN:
1
2
3
4
5
6
1
X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
2
X
X
X
3
X
X
4
X
5
X
6
X
7
8
9
10
11
...
32
Clock outputs (down-beat counting):
IN:
1
2
3
4
5
6
1
X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
2
X
X
X
3
X
X
4
X
X
5
X
X
6
X
7
X
8
X
CV Rotation
By applying a CV signal to the CV Rotate jack, the clock divisions will rotate throughout the output jacks (see table 2). For
example, if you apply just over 1.0V, Jack 1+R/Red will go from Divide-by-1 to Divide-by-2, and Jack 2+R/Orange will
become Divide-by-3... up to Jack 8+R/White which will wrap ("rotate") around to become Divide-by-1. Applying more CV to
the Rotate Jack will continue the rotation: next Jack 1 becomes Divide-by-3, then Divide-by-4, then Divide-by-5, until it's
Divide-by-8 at the maximum input CV. Some non-linearities exist in the CV response, especially in the upper extreme. See
diagram at end of this manual.
CV Reset
Applying a CV of 5V or greater to the CV Reset jack will cause all the divide counters to reset on the next clock pulse. So,
applying a reset pulse will not change the tempo, since the RCD will wait for the next clock pulse to actually do anything.
Counting will begin back at 1 after a Reset. A low/slow output on the RCD can be patched into Reset, or a second RCD
running on the same master clock can be set to run very slow and reset the first RCD after an arbitrary number of beats.
7
8
9
10 11
12 13 14 15 16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
7
8
9
10 11
12 13 14 15 16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
17
18 19 20 21 22 23 24
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
17
18 19 20 21 22 23 24
X
X
X
X
X
X
X
X
X
X
25
26 27 28 29 30 31 32
X
X
X
X
X
X
X
X
X
X
X
X
X
25
26 27 28 29 30 31 32
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X

Advertisement

loading