Dg-Board (1 Of 3) Block Diagram - Panasonic th-58px60u Service Manual

Digital high definition plasma television
Hide thumbs Also See for th-58px60u:
Table of Contents

Advertisement

TH-58PX60U

15.18. DG-Board (1 of 3) Block Diagram

DG
D2+
D2G
D2-
D1+
D1G
D1-
D0+
D0G
D0-
CLK+
CLKG
CLK-
CEC
N.C.
SCL
DDC DATA
DDCG
+5V
HPDT
HDMI IN 1
D2+
D2G
D2-
D1+
D1G
D1-
D0+
D0G
D0-
CLK+
CLKG
CLK-
CEC
N.C.
SCL
DDC DATA
DDCG
+5V
HPDT
HDMI IN 2
TH-58PX60U
DG-Board (1 of 3) Block Diagram
DIGITAL SIGNAL PROCESSOR
MICOM
HDMI INTERFACE
HDMI_WP
Q4069
IC4023
EEPROM
DDC_SDA
3.3V_SDA
7
WC
SDA
5
D1
S1
DDC_SCL
3.3V_SCL
6
SCL
D2
S2
Q4070
5V
3.3V
32
31
1
ROX2+
2
52
ROX2-
3
51
4
ROX1+
48
5
6
ROX1-
TMDS DATA
47
RECEIVER
7
ROX0+
8
44
AND
ROX0-
TMDS DECODER
9
43
10
ROXC+
40
11
12
ROXC-
39
13
CPU
14
HDCP
15
CIPHER DECRYPTOR
16
17
18
19
R1X2+
71
R1X2-
70
R1X1+
67
DG9
R1X1-
TMDS DATA
66
RECEIVE
R1X0+
63
AND
R1X0-
TMDS DECODER
62
R1XC+
59
R1XC-
58
1
2
HDCP
3
CIPHER DECRYPTOR
4
5
6
7
8
9
10
30 29
34 33
11
12
13
14
15
16
17
18
D2
S2
19
D1
S1
IC4022
Q4071
DG8
5V
3.3V
EEPROM
Q4084
7
WC
SCL
6
SDA
5
Q4082
Q4083
IC4027
MAIN 3.3V
MAIN1.8V
MAIN 1.8V
7
VIN
VOUT 1
5
CONT
IC4025
AUDIO DAC
IC4026
HDMI I/F RECEIVER
RX_MCLK
MCLK
Clock
1
Divider
102
104
H:MUTE
MUTE_OUT
SMUTE
P
MUTE OUT
77
6
PDN
INTERFACE
5
MCLK
88
RX_SCK
BICK
AOUTR
SCK
8X
86
2
10
Interpolator
AUDIO
AUDIO
Modulator
SD0
RX_SD0
SDTI
INTERFACE
84
Data
3
INTERFACE
WS
RX_WS
LRCK
8X
AOUTL
85
4
11
Interpolator
Modulator
142
141
YB0-YB9
132
VIDEO
123
INTERFACE
136
133
(TO GC5 PORT-B)
UB0-UB9
119
110
MAIN 1.8V
MAIN 3.3V
CLKINB2
ODCK
121
HSIB
HSYNC
2
VSIB
VSYNC
3
AP_DE
DE
1
REFCH_HDMI
XTALIN
97
28 27
SDA1
SCL1
MAIN5V
HOTPLUG
Q4066
CABLE IN;Hi/NORM
AUDIO MUTE
Hi;MUTE
CABLE OUT;LOW/MUTE
AND 5V DET
Low;DETECT HPD5V
Q4067
MAIN5V
HOTPLUG
Q4065
CABLE IN;Hi/NORM
AUDIO MUTE
Hi;MUTE
CABLE OUT;LOW/MUTE
AND 5V DET
Low;DETECT HPD5V
Q4068
88
1
R
2
L
3
4
IC4028
MAIN9V
AUDIO AMP
6
R
7
5
2
L
1
3
TH-58PX60U
DG-Board (1 of 3) Block Diagram

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents