Table of Contents
Advertisement
+3.3V_DVDD
FB401
Close to respective power Pins
600 OHM
+
C401
C402
C403
C404
C405
C406
22uF/16V
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
GND
+1.8V_DVDD
TMDS_1.8
FB406
Close to respective power Pins
600 OHM
+
C427
C428
C429
C430
C431
22uF/16V
0.1uF
0.1uF
0.1uF
0.1uF
GND
+1.8V_DVDD
FB407
Close to respective power Pins
600 OHM
+
C436
C437
C438
C439
C440
C441
22uF/16V
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
GND
+3.3V_DVDD
3.3V_DVDD
FB405
Close to respective power Pins
600 OHM
+
C421
C422
C423
C424
C425
C426
22uF/16V
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
GND
+3.3V_DVDD
+5V
R417
R421
R420
10K
1/16W
10K
1/16W
10K
1/16W
U404
8
VCC
A0
7
WP
A1
GPIO9/SCL
6
SCK
A2
GPIO10/SDA
5
SI
VSS
WP
R418
M24C16-MN6T
100
1/16W
R419
NC
GND
BOOTSTRAP SIGNALS / PARALLEL ROM
ADDRESS
NAME
SET
ROM_ADDR(0:6)
DEV_ADDR(0:6}
x
The device address for serial host interface
ROM_ADDR7
FORCEXROM
0
0 = Check for signature in external ROM
ROM_ADDR8
SKIPXROMBOOT
0
1 = Internal ROM (debug mode)
ROM_ADDR9
OCM_USES_TCLK
0
0 = OCM_CLK = FCLK; baud rate is 115200
ROM_ADDR(10:11)
TCLKSEL(0:1)
00
00 = for TCLK = 14.3 MHz
ROM_ADDR12
DDCHANSEL
1
1 = DDC_VGA. 0 = DDC_DVI
ROM_ADDR(13:14)
OP_MODE(0:1)
00
00 = UART; 01 = 2-wire JTAG
ROM_ADDR15
SPI_EN
0
0 = Parallel ROM Interface
ROM_ADDR16
OCM_ROM
0
0 = Internal ROM on at top of 1M in X86 address
ROM_ADDR17
OSC_SEL
0
0 = Crystal
Install a 10K pull-up resistor to indicate a '1', otherwise a '0' is indicated because
ROM_ADDR[17:0] have a 50K internal pull-down resistor.
R425 is the switch for using SPI ROM or external Flash ROM.
If you want to use SPI ROM, Please install R425
If you want to use external flash ROM, please use default.
3.3V_AVDD
+3.3V_DVDD
FB402
C407
C408
C409
C410
600 OHM
+
C411
0.1uF
0.1uF
0.1uF
0.1uF
22uF/16V
GND
+1.8V_DVDD
AVDD_1.8
+3.3V_DVDD
FB408
600 OHM
+
C432
C433
22uF/16V
0.1uF
GND
CVDD_1.8
+3.3V_DVDD
+1.8V_DVDD
PLL_1.8
FB409
C442
C443
0.1uF
0.1uF
600 OHM
+
C434
C435
22uF/16V
0.1uF
GND
{3}
HOST_SCL/UART_DI
{3}
HOST_SDA/UART_DO
{3}
DDC_SCL_VGA
{3}
DDC_SDA_VGA
{3}
DDC_SCL_DVI
{3}
DDC_SDA_DVI
{5}
/RESET
{3}
BLUE+
{3}
BLUE-
{3}
SOG_MCSS
{3}
GREEN+
{3}
GREEN-
{3}
RED+
{3}
RED-
{3}
HSYNC
{3}
VSYNC
{3}
RX2+
{3}
RX2-
{3}
RX1+
C448
{3}
RX1-
{3}
RX0+
0.1uF
{3}
RX0-
{3}
RXC+
1
{3}
RXC-
2
3
4
GND
R406
10K
1/16W
U402
ROM_CSn
ROM_SCSn
1
CE#
VCC
RMADDR15
ROM_SDI
2
SO
HOLD#
GPIO7/IRQin
ROM_WP#
3
WP#
SCK
4
VSS
SI
NC
GND
SPI INTERFACE
DESCRIPTION
+5V
R422
NC
RMADDR0
R423
NC
RMADDR1
R424
NC
RMADDR2
RMADDR3
R425
NC
RMADDR4
R426
NC
RMADDR5
R427
NC
RMADDR6
R428
NC
RMADDR7
R429
NC
RMADDR8
R430
NC
RMADDR9
R431
NC
RMADDR10
R432
NC
RMADDR11
R433
NC
RMADDR12
R434
10K
1/16W
RMADDR13
R435
NC
R436
NC
RMADDR14
R437
10K
1/16W
RMADDR15
R438
NC
RMADDR16
R439
NC
RMADDR17
3.3V_LVDS
C412
C413
C414
C415
C416
3.3V_LVDS
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
3.3V_AVDD
3.3V_LBAD
3.3V_PLL
11
24
26
27
40
3.3V_LBAD
113
FB403
120
125
130
134
600 OHM
+
C417
C418
141
145
22uF/16V
0.1uF
150
154
172
171
12
GND
23
3.3V_PLL
25
FB404
28
GND
39
115
117
600 OHM
+
C419
C420
122
3.3V_AVDD
3.3V_AVDD
127
22uF/16V
0.1uF
131
144
C445
C446
149
153
X401
5pF
5pF
156
168
GND
177
14.31818MHz
136
TCLK
170
XTAL
169
HOST_SCL/UART_DI
71
HOST_SDA/UART_DO
72
DDC_SCL_VGA
77
DDC_SDA_VGA
78
DDC_SCL_DVI
79
DDC_SDA_DVI
80
178
142
143
146
147
148
151
152
181
182
ADC_TEST
TP401
155
RX2+
118
RX2-
119
RX1+
123
RX1-
124
RX0+
128
RX0-
129
RXC+
132
RXC-
133
+3.3V_DVDD
3.3V_AVDD
TP402
138
R405
249
1/16W
114
RMADDR17
183
R407
RMADDR16
184
RMADDR15
185
10K
1/16W
RMADDR14
186
RMADDR13
187
8
RMADDR12
188
7
ROM_HOLD#
GPIO8/IRQout
RMADDR11
189
6
ROM_SCLK
RMADDR17
RMADDR10
192
5
ROM_SDO
RMADDR16
RMADDR9
193
RMADDR8
194
C447
RMADDR7
195
RMADDR6
196
0.1uF
RMADDR5
197
RMADDR4
198
RMADDR3
199
GND
RMADDR2
200
RMADDR1
201
RMADDR0
202
RMADDR[0..17]
RMDATA7
203
RMDATA6
204
RMDATA5
207
RMDATA4
208
+3.3V_DVDD
+5V
RMDATA3
1
RMDATA2
2
RMDATA1
3
RMDATA0
4
FB410
FB411
ROM_OEn
5
ROM_WEn
6
NC
NC
ROM_CSn
7
U403
GM5221
C449
PQFP-208
NC
RMADDR17
30
32
NC/A17
VCC
RMADDR16
2
A16
RMADDR15
3
24
GND
R412
NC
A15
OE
RMADDR14
29
31
R413
NC
A14
WE
RMADDR13
28
A13
RMADDR12
4
22
A12
CE
RMADDR11
25
A11
RMADDR10
23
A10
RMADDR9
26
A9
RMADDR8
RMDATA7
27
21
A8
I/O7
RMDATA6
RMADDR7
5
20
R414
A7
I/O6
RMDATA5
RMADDR6
6
19
NC
A6
I/O5
RMDATA4
RMADDR5
7
18
A5
I/O4
RMDATA3
RMADDR4
8
17
A4
I/O3
RMADDR3
9
15
RMDATA2
A3
I/O2
RMADDR2
10
14
RMDATA1
A2
I/O1
RMADDR1
11
13
RMDATA0
GND
A1
I/O0
RMADDR0
12
A0
1
NC
16
GND
NC
GND
32-Pin PLCC Socket
Page 19 of 44
AVDD_1.8
3.3V_DVDD
TMDS_1.8
CVDD_1.8
PLL_1.8
U401
AVDD_LV_E_3.3
AVDD_LV_E_3.3
AVDD_LV_3.3
AVDD_LV_O_3.3
10
AVDD_LV_O_3.3
RESERVED
13
AVDD_IMB_3.3
CH3P_LV_E
14
AVDD_RX2_3.3
CH3N_LV_E
15
AVDD_RX1_3.3
CLKP_LV_E
3.3V_A
16
AVDD_RX0_3.3
CLKN_LV_E
17
AVDD_RXC_3.3
CH2P_LV_E
18
AVDD_BLUE_3.3
CH2N_LV_E
19
AVDD_GREEN_3.3
CH1P_LV_E
20
AVDD_RED_3.3
CH1N_LV_E
21
AVDD_ADC_3.3
CH0P_LV_E
22
LBADC_VDD_3.3
CH0N_LV_E
AVDD_RPLL_3.3
29
CH3P_LV_O
30
AVSS_LV_E
CH3N_LV_O
31
AVSS_LV_E
CLKP_LV_O
32
AVSS_LV
CLKN_LV_O
33
AVSS_LV_O
CH2P_LV_O
34
AVSS_LV_O
CH2N_LV_O
35
AGND_IMB
CH1P_LV_O
36
AGND_RX2
CH1N_LV_O
AGND
37
AGND_RX1
CH0P_LV_O
38
AGND_RX0
CH0N_LV_O
AGND_RXC
43
AGND_BLUE
RESERVED
44
AGND_GREEN
RESERVED
45
AGND_RED
RESERVED
46
AGND_ADC
RESERVED
AGND_RPLL
LBADC_GND
56
GND_RXPLL
JTAG_RESET
57
RESERVED
58
TCLK
RESERVED
59
XTAL
RESERVED
60
RESERVED
61
HOST_SCL/UART_DI
RESERVED
62
HOST_SDA/UART_DO
RESERVED
63
DDC_SCL_VGA
RESERVED
64
DDC_SDA_VGA
JTAG_TDO
65
DDC_SCL_DVI
RESERVED
66
DDC_SDA_DVI
JTAG_TDI
RESETn
47
BLUE+
RESERVED
48
BLUE-
RESERVED
49
SOG_MCSS
RESERVED
55
GREEN+
RESERVED
GREEN-
PPWR
67
RED+
PPWR
PBIAS
68
RED-
PBIAS
HSYNC/CSYNC
81
GPIO0
VSYNC
GPIO0
82
GPIO1
RESERVED
GPIO1
83
AUDIO_STBY_MUTE
GPIO2
84
DDC_WP
RX2+
GPIO3
85
VBI_INTR
RX2-
GPIO4
VIDEO_PW_EN
88
RX1+
GPIO5
WP
89
RX1-
GPIO6
GPIO7/IRQin
90
RX0+
GPIO7
GPIO8/IRQout
91
RX0-
GPIO8
GPIO9/SCL
92
RXC+
GPIO9/NVRAM_SCL
GPIO10/SDA
93
RXC-
GPIO10/NVRAM_SDA
PWM0/GPIO11/DIM
98
CLKOUT
GPIO11/PWM0
PWM1/GPIO12/VOLUME
99
GPIO12/PWM1
100
DVI_PLUG
REXT
GPIO13/PWM2
101
VGA_PLUG
GPIO14/PWM3
ROM_ADDR17
69
IR
ROM_ADDR16
GPIO15
ROM_ADDR15
167
ROM_ADDR14
RESERVED
135
ROM_ADDR13
RESERVED
ROM_ADDR12
70
ROM_ADDR11
RESERVED
206
ROM_ADDR10
CRVSS
191
ROM_ADDR9
CRVSS
180
ROM_ADDR8
CRVSS
140
ROM_ADDR7
CRVSS
97
ROM_ADDR6
CRVSS
94
ROM_ADDR5
CRVSS
76
ROM_ADDR4
CRVSS
74
ROM_ADDR3
CRVSS
51
ROM_ADDR2
CRVSS
42
ROM_ADDR1
CRVSS
8
ROM_ADDR0
CRVSS
87
CRVSS
165
ROM_DATA7
GND_RPLL
163
ROM_DATA6
GND_ADC
ROM_DATA5
ROM_DATA4
ROM_DATA3
GND
ROM_DATA2
173
LBADC_IN1
ROM_DATA1
LBADC_IN1
174
LBADC_IN2
ROM_DATA0
LBADC_IN2
175
LBADC_IN3
176
ROM_OEn
LBADC_RETURN
ROM_WEn
ROM_CSn
GND
Route LBADC_IN1 & LBADC_RET as
differential tracks, close to each other.
+5V
And ground the return track very close to
the gm5221 and ground pin.
VCLK
YUV[0..7]
Lenovo LXM-L19BH
LV_E[0..9] {7}
LV_E9
LV_E8
LV_E7
LV_E6
LV_E5
LV_E4
LV_E3
LV_E2
LV_E1
LV_E0
LV_O[0..9] {7}
LV_O9
LV_O8
LV_O7
LV_O6
LV_O5
LV_O4
LV_O3
LV_O2
LV_O1
LV_O0
PPWR
{5,7}
PBIAS
{7}
GPIO[0..6] {7}
GPIO0/LED_GRN
GPIO1/LED_ORANGE
AUDIO_STBY_MUTE
{6}
DDC_WP
{3}
VBI_INTR
{5}
VIDEO_PW_EN
{5}
PWM0/GPIO11/DIM
{8}
PWM1/GPIO12/VOLUME {6}
DVI_PLUG
{3}
VGA_PLUG
{3}
IR
{7}
LBADC_IN1
{7}
LBADC_IN2
{7}
VCLK
{5}
YUV[0..7]
{5}
Advertisement
Table of Contents
