Element PLX-4202B Service Manual page 42

1
MT5371(PBGA) REFERENCE DESIGN - 4 LAYERS
01. INDEX
02. POWER
A
03. TUNER
04. MT5112 ASIC
05. MT5372 ASIC
06. MT5372 BYPASS CAP.
07. MT5372 PERIPHERAL
08. DDR1 MEMORY
09. AV/SV & YPbPr Input
10. VGA INPUT
11. HDMI INPUT
12. AUDIO CODEC & Amplifer
13. LVDS&CRT OUTPUT&BACKLIGHT
NAME TYPE DEVICE
+12V POWER +12V POWER SUPPLY
+5V POWER +5V POWER SUPPLY
+5VSB POWER +5V POWER SUPPLY
DV33SB POWER +3.3V STANDBY POWER
+5V_TUENR POWER +5V TUNER POWER
B
DV33_DM POWER +3.3V MT5112 POWER AND ITS PERIPHERAL
DV18_DM POWER +1.6V MT5112 POWER
DV33 POWER +3.3V MT5372 POWER AND ITS PERIPHERAL
AV33 POWER +3.3V MT5372 ANALOG POWER
DV26_DDR POWER +2.6V MT5372 DDR POWER
AV15 POWER +1.5V MT5372 VIDEO FRONT-END POWER
DV12 POWER +1.28V MT5372 POWER
AV12 POWER +1.28V MT5372 ANALOG POWER
U_LHD3216US_ZB_C_02_POWER U_LHD3216US_ZB_C_06_MT5371 BYPASS CAP
LHD3216US_ZB_C_02_POWER.SchDoc LHD3216US_ZB_C_06_MT5371 BYPASS CAP..SchDoc
C
+12V DV33
+5V AV33
+5VSB DV26_DDR
DV33SB AV12
+30V_TUNER AV15
+5V_TUNER DV33SB
AV15 AVCC_HDMIPLL
+3V3 AVCC_PSCANPLL
DV18_DM AVCC_DMPLL
AV12 AVCC_ADCPLL
DV33 AVCC_CPUPLL
AV33 AVCC_SYSPLL
DV26_DDR AVCC_B2RPLL
AVCC_APLL
TN0
TP0
AVCC_VAD0
U_LHD3216US_ZB_C_03_TUNER
AVCC_VAD1
LHD3216US_ZB_C_03_TUNER.SchDoc
ADAC_VCM
+30V_TUNER AVCC_AADC
+5V_TUNER AVCC_AV33
IF_AGC AVCC_ADAC
TUNER_SCL1 LVDDB
TUNER_SDA1 AVCC_H
FAT_IN+ PVCC
FAT_IN- EXT_RES
CVBS0 CVCC12
MPX1 LVDDA
ADIN3 LVDDC
AVCC_VPLL
DACVDD
TN3
U_LHD3216US_ZB_C_04_MT5112 ASIC
TP3
LHD3216US_ZB_C_04_MT5112 ASIC.SchDoc
DACFS
IF_AGC DV33SB
FAT_IN+ DV33SB
FAT_IN- DV33SB
TUNER_SCL1 C_XREG
D
TUNER_SDA1 PWM2VREF
TS0DATA[0..7] RESTUP
TS0SYNC RESTDN
TS0VALID DACVREF
TS0CLK MEM_VREF
GPIO_18 RVREF
SIF_SDA
SIF_SCL
GPIO_0
+3V3
DV18_DM
1
PDF 文件使用 "pdfFactory Pro" 试用版本创建
2 3
U_LHD3216US_ZB_C_05_MT5371 ASIC
LHD3216US_ZB_C_05_MT5371 ASIC.SchDoc
OPWRSB
ORESET#
OPCTRL0
OPCTRL1
OPCTRL3
OPCTRL4
OPCTRL5
OPCTRL6
OPCTRL7
OXTALI
OPWM1
OIRI
U0RX
U0TX
SMCE#
DCLK
MCLK
OSDA0
OSCL0
OSDA1
OSCL1
GPIO_0
GPIO_1
CVBSOUT
OXTALO
GPIO_18
RCS#
RRAS#
RCAS#
RWE#
RCLK0
RCLK0#
RCLK1
RCLK1#
RA[0..13]
RBA[0..1]
RCKE
RDQS[0..3] AVCC_DMPLL
RDQ[0..31]
RDQM[0..3] AVCC_SYSPLL
RVREF AVCC_B2RPLL
RESTUP TN0
RESTDN AVCC_APLL
MPX1 TP0
CVBS0 AVCC_VAD0
CVBS1 AVCC_VAD1
SY0 AVCC_AADC
SC0 AVCC_AV33
CVBS2 AVCC_ADAC
SOY0 TN2
Y0P ADAC_VCM
Y0N AVCC_H
PB0P PVCC
PB0N EXT_RES
PR0P CVCC12
PR0N LVDDA
SOY1 LVDDB
Y1P TP3
Y1N LVDDC
PB1P AVCC_VPLL
PB1N TN3
PR1P DACVDD
PR1N DACFS
SOG DACVREF
GP DV33SB
GN DV33SB
BP DV33SB
BN C_XREG
RP PWM2VREF
RN POOE0#
HSYNC POCE0#
VSYNC POWE#
RXC PDD[0..7]
RXCB PDA[0..22]
RX0 JTAG_TDO
RX0B JTAG_RTCK
RX1 JTAG_TCK
RX1B JTAG_TMS
RX2 JTAG_TDI
U_LHD3216US_ZB_C_07_MT5371 PERIPHERAL
RX2B JTAG_RST#
LHD3216US_ZB_C_07_MT5371 PERIPHERAL.SchDoc
PWR5V A0P
+3V3 GPIO_9 A0N
DV33SB GPIO_16 A1P
DV33 AO1SDATA4 A1N
ORESET# AO1SDATA3 A2P
OXTALI I2SIN_DATA CK2N
OXTALO AO1BCK A2N
OPWM0 AO1MCLK CK1P
POOE0# AO1LRCK CK1N
POCE0# ADIN1 A3P
POWE# ADIN0 A3N
PDD[0..7] ADIN3 A4P
PDA[0..22] DV26_DDR A4N
JTAG_RST# DV33 A5P
JTAG_TDI AV12 A5N
JTAG_TMS TS0DATA[0..7] A6P
JTAG_TCK TS0SYNC A6N
JTAG_RTCK TS0VALID CK2P
JTAG_TDO TS0CLK A7P
U0RX AVCC_HDMIPLL A7N
U0TX AVCC_PSCANPLL ASPDIF
OPCTRL6 AVCC_ADCPLL SY1
OPCTRL7 SC1
SMCE# AVCC_CPUPLL
DCLK
MCLK
OSDA0
OSCL0
SIF_SDA
SIF_SCL
GPIO_1
U_LHD3216US_ZB_C_08_DDR MEMORY
LHD3216US_ZB_C_08_DDR MEMORY.SchDoc
RDQ[0..31]
DV26_DDR
MEM_VREF
RCLK0
RDQS[0..3]
RDQM[0..3]
RA[0..13]
RBA[0..1]
RCLK0#
RCS#
RRAS#
RCAS#
RWE#
RCKE
RCLK1
RCLK1#
2 3
www.fineprint.cn
4
+12V for Audio OPA/AMP/MT5112& Tuner
+5VCC
XP1
PO W ER AppliedLED
1
2
3
4
5 SW
6 BRIGHT
7
8
9
+12V
10
11
+5VSB
12
13
14
XP-14
OPWRSB
+12V
+5VSB
+ C2 C1
0.1uF
220uF/16v +
+5VSB
XP2
5
4
3
PW_LED
2
1 IR_IN 1 R4 2
XP-05 10R
DV33SB DV33SB
R6 R7
10k
10k
R8
XP3
10R
1
2
3
XP-3 R9
10R
C7
100nF 100nF
U_LHD3216US_ZB_C_09_AV-S_VIDEO-YPBPR
LHD3216US_ZB_C_09_AV-S_VIDEO-YPBPR.SchDoc U_LHD3216US_ZB_C_10_VGA INPUT
LHD3216US_ZB_C_10_VGA INPUT.SchDoc
CVBS1
CVBS2 +5V
SY0 SOG
SC0 GP
AVL_IN1 GN
AVR_IN1 BP
AVL_IN2 BN
AVR_IN2 RP
SOY0 RN
Y0P HSYNC
Y0N VSYNC
PB0P VGAR_IN
PB0N VGAL_IN
PR0P
PR0N
U_LHD3216US_ZB_C_11_HDMI INPUT
YPBPR0R_IN
LHD3216US_ZB_C_11_HDMI INPUT.SchDoc
YPBPR0L_IN
SOY1 +5V
Y1P AV33
Y1N OSDA1
PB1P OSCL1
PB1N RXC
PR1P RXCB
PR1N RX0
YPBPR1R_IN RX0B
YPBPR1L_IN RX1
HPOR_OUT RX1B
SHUTDOWN RX2
HPOL_OUT RX2B
AVR_CE PWR5V
CVBSOUT OPCTRL0
AVL_CE GPIO_9
ASPDIF GPIO_16
+5V GPIO_15
SY1 GPIO_17
SC1
4
5
POWER INPUT
OPWRSB
HIGH = > OPEN FRAME POWER OFF
LOW = > OPEN FRAME POWER ON
+5VSB
R1
1K
ON/OFF
R2 1 V1
MMBT3904
4K7
GND +5VCC
L1
1 2 +5V
120R 5A
L2
1 2
120R 5A
C3 C4 + C5 + C6
220uF/16v 0.1uF 220uF/16v 220uF/16v
GND
GND
+5VSB
R3
470R
OIRI
V2
R5
NPN
OPCTRL5
1K0
ADIN1
ADIN0
C8
IR&KEY
U_LHD3216US_ZB_C_13_LVDS OUTPUT & BACKLIGHT
LHD3216US_ZB_C_13_LVDS OUTPUT & BACKLIGHT.SchDoc
U_LHD3216US_ZB_C_12_AUDIO CODEC & Amplifer
OPCTRL4
LHD3216US_ZB_C_12_AUDIO CODEC & Amplifer.SchDoc
OPWM1
AVL_IN1 AV33
AVR_IN1 +5VSB
AVL_IN2 +5V
AVR_IN2 A0P
YPBPR0R_IN A0N
YPBPR0L_IN A1P
YPBPR1R_IN A1N
YPBPR1L_IN A2P
VGAL_IN CK2N
VGAR_IN A2N
AO1SDATA4 CK1P
AO1SDATA3 CK1N
I2SIN_DATA A3P
AO1BCK A3N
SIF_SDA A4P
+12V A4N
AO1MCLK A5P
+3V3 A5N
AO1LRCK A6P
OPCTRL7 A6N
AVR_CE CK2P
SIF_SCL A7P
OPCTRL3 A7N
OPCTRL1 OPCTRL6
AVL_CE SW
HPOR_OUT BRIGHT
SHUTDOWN +12V
HPOL_OUT
+5V
Cannot open file
E:\workfiles\input\Import
ed V1.5 FOR SINGLE
HDMI72.PRJPCB\Image
.bmp
5
6
A
+1 2V
+12V
+5 V
+5V
+5 VSB
+5VSB
BRIGHT
BRIGHT
SW
SW
OPWRS B
OPWRSB
OIRI
OIRI
OPCTRL5
OPCTRL5
ADIN0
ADIN0
ADIN1
ADIN1
B
S1 S2 S3 S4 S5 S6 S7
D4 D4 D4 D4 D4 D4 D4
LAB
M1 M4
标签
ABC
MARK MARK
M2 M5
ARROW
标签
ABC MARK MARK
M3 M6
ARROW1 ARROW2 MARK MARK
标签 标签
ABC ABC
C
XP13
1
2 ON/OFF
3
+5VSB
4
5 SW
6
7
XP-07
+5VCC
XP14
1
2
3
4
5
6
7
8
+12V
9
10
11
12
XP-12
D
MediaTek Confidential
MediaTek Inc. No.1-2, Innovation Rd 1, SBIP, Hsin-Chu City 300
TEL:(03)567-0766 FAX:(03)578-7610
Title
INDEX
Rev
Size Document Number Drawn
MT5372_SZDEMO_V1_S
Terry 1.1
C
Date: Sheet 1 of 13
6