Sign In
Upload
Download
Table of Contents
Contents
Add to my manuals
Delete from my manuals
Share
URL of this page:
HTML Link:
Bookmark this page
Add
Manual will be automatically added to "My Manuals"
Print this page
×
Bookmark added
×
Added to my manuals
Manuals
Brands
XDS Manuals
Desktop
Sigma 9
Reference manual
XDS Sigma 9 Reference Manual
Hide thumbs
1
2
3
4
Table Of Contents
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
page
of
182
Go
/
182
Contents
Table of Contents
Bookmarks
Table of Contents
Table of Contents
Sigma 9 System
Introduction
General Characteristics
General-Purpose Features
Input/Output Capabi I Ities
Time-Sharing Features
Real-Time Features
Multiusage Features
Multiprocessor Features
Multiprocessor Interlock
Homespace
Multiport Memory System
Manual Partitioning Capability
Multiprocessor Control Function
Shared Input/Output
SIGMA 9 SYSTEM ORGANIZA Non
Central Processing Unit
General Registers
Memory Control Storage
A Typical SIGMA 9 System
Central Processing Unit
Computer Modes
Information Format
SIGMA 9 Computer System
Information Boundaries
Instruction Register
Main Memory
Memory Unit
Virtual and Real Memory
Homespace
Memory Reference Address
Homespace Layout
Addressing Logic
Types of Addressing
Extended Addressi Ng
Address Modification Examples
Index Displacement AI Ignment (Real and Virtual Addressing Modes)
Memory Address Control
Generation of Effective Virtual Address, Real
Program Status Doubleword
Computer Operating and Addressing Modes
Internal Interrupts
Interrupt System
Interrupt Priority Chain
Externa I Interrupts
States of an Interrupt Level
Operational States of an Interrupt Level
Control of the Interrupt System
Time of Interrupt Occurrences
Single-Instruction Interrupts
Trap System
Trap
Trap Entry Sequence
Trap Masks
Trap Condition Code
Trap Addressing
Nonallowed Operation Trap
Unimplemented Instruction Trap
Push-Down Stack Limit Trap
Fixed-Point Overflow Trap
Floating-Point Arithmetic Fault Trap
Decimal Arithmetic Fault Trap
CALL Instruction Trap
Processor Detected Fau Its
Trap Conditions During Hanti Cipatejl Operations
Register Altered Bit
Registers Changed at Time of a Trap Due to
3. in Struction Repertoire
Load/Store Instructions
Status Word 0
Status Word
Analyze/Interpret Instructions
Fixed-Point Arithmetic Instructions
Comparison Instructions
Codes
Logical Instructions
Shift Instructions
Floating-Point Shift
Floating-Point Number Representation
Condition Code Settings for Floating-Point
Zoned Decimal Numbers
Decimal Accumulator
Decimal Instruction Format
Illegal Digit and Sign Detection
Overflow Detection
Decimal Instruction Nomenclature
Condition Code Settings
Byte-String Instructions
Push-Down Instructions
Stack Pointer Doubleword (SPD)
Push-Down Condition Code Settings
Execute/Branch Instructions
Branches in Real Extended Addressing Mode
Nonallowed Operation Trap During Execution of Branch Instruction
CALL Instructions
Control Instructions
Program Status Doubleword
Loading the Memory Map
Loading the Access Protection Controls
Loading the Memory Write Protection Locks
Interruption of MMC
(Mode 0)
Read Direct, Interrupt Control (Mode 1)
Write Direct - Internal Computer Control (Mode 0)
Write Direct, Interrupt Control (Mode 1)
Input/Output Instructions
I/O Addresses
Processor Addresses (Bits 19-23)
Device Controller Addresses (Bits 24-31)
I/O Status Response
Status Information for SIO
General Registers
Input/Output Operations
Operational Command Doublewords
Order
Memory Byte Address
Flags
Byte Count
Control Command Doublewords
Operator Controls
Contro I Mode
Processor Contro I Pane I
Memory Clear
Sys Reset
I/Oreset
Load
Unit Address
Sense
Not Normal
Halt
Wait
Run
Program Status Doubleword
Program Status Doubleword (PSD)
Insert
Cpu Reset
Interrupt
Address Stop
Select Address
Display (Switch)
Instr Addr
DISPLAY (Indicator)
Display Format
Format Sel
Data
Store
Compute
Maintenance Controls
Alarm
Margins
Phases
Clock Mode
Snap
Memory Mode
Override Mode
Scan
Loading Operation
Operating Procedures
Refere Nce Tables
XDS Standard Symbols and Codes
XDS Standard Character Sets
Contro I Codes
Special Code Properties
Xds Standard 8-Bit Computer Codes (Ebcdic)
Xds Standard 7-Bit Communication Codes (Usascii)
XDS Standard Symbol-Code Correspondences
Hexadecimal Arithmetic
Addition Table
Multiplication Table
Table of Powers of Sixteen
Hexadecimal-Decimal Integer Conversion Table_146
Hexadecimal-Decimal Fraction Conversion Table_152
Table of Powers of Two Mathematical Constants
Sigma 9 Instruction List
Instruction Timing
Timing Considerations
Effects of Memory Interference
Effects of Indexing
Effects of Indirect Addressing
System Reliability and Maintainability
System Maintainabi I Ity Features
CPU Features
Processor Control Panel
Main Memory Features
Multiplexor Input/Output Processor
(MIOP) Features
High-Speed RAD I/O Processor (HSRIOP) Features
Glossary of Symbolic Terms
Trap
Instructions
Advertisement
Quick Links
Download this manual
XIDlS
SIGMA 9 COMPUTER
Xerox Data Systems
Reference Manual
Table of
Contents
Previous
Page
Next
Page
1
2
3
4
5
Advertisement
Table of Contents
Related Manuals for XDS Sigma 9
Desktop XDS Sigma 2 Reference Manual
(63 pages)
Desktop XDS 9300 Reference Manual
Monarch operating system (85 pages)
Related Products for XDS Sigma 9
XDS Sigma 2
XDS 900 Series
XDS 9300
Table of Contents
Print
Rename the bookmark
Delete bookmark?
Delete from my manuals?
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL
