Denon AVR-3803 Service Manual page 27

QQ
3 7 63 1515 0
Pin
Pin Name
No.
77 P36/R/W
78 P37
79 P40/CS0
80 P41/CS1
81 P42/CS2
82 P43/CS3
83 P60/SCK
84 P61/SO/SDA
85 P62/SI/SCL
86 P63/INT0
87 P64/SCOUT
88 P65
89 DV
CC
90 P66
91 DV
SS
92 P50/AN0
93 P51/AN1
94 P52/AN2
95 P53/AN3/ADTRG
96 P54/AN4
97 P55/AN5
98 P56/AN6
99 P57/AN7
100 VREFH
TE
L 13942296513
www
.
http://www.xiaoyu163.com
Symbol I/O Type Det

Not used I

Not used I
X'TALRST O
DIR CE O
DIR_RST O

Not used I
DIR CLK O
DIR DIN O

DIR DOUT I
 E↓&L 
_ACK I

Not used I

Not used I
 
DVCC

Not used I
 
DVSS

FLAG 1A(DSP_ACK1) I

FLAG 2A(BUSY1) I

FLAG 3A I

_B.DOWN I

Not used I

Not used I

Not used I

Not used I

VREFH I
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
Op Op
(Ext.) Res
(Int.)
 
Ed H(Iu) Not used (GND)
 
Ed H(Iu) Not used (GND)
   H(Iu) When clock oscillation stop for DIR: L
C
   H(Iu) DIR control pin (LC89057W-E) chip enable output
C
 
C Ed H(Iu) DIR control pin (LC89057W-E) reset: L
 
Ed H(Iu) Not used (GND)
  
C Z DIR control pin (LC89057W-E) clock output
 
C Eu Z DIR control pin (LC89057W-E) data output
 
Eu Z DIR control input pin (LC89057W-E) data input
MAIN-SUB µcom comm. control input pin
Ed Z
(Ack. "L" return from MAIN µcom)
  
Z Not used (GND)
  
Z Not used (GND)
   
+3V
  
Z Not used (GND)
   
GND

Lv Eu Z DSP host I/F comm. response input (OK: L)
DSP operation check flag

Lv Eu Z
(ADSST-MEL100:FLAG 2A) Normal: L
Special flag for ROM update

Lv Eu Z
(ADSST-MEL100:FLAG 3A)

Lv Eu Z Power down detect (Power down: L)

Lv Ed Z Not used (GND)

Lv Ed Z Not used (GND)

Lv Ed Z Not used (GND)

Lv Ed Z Not used (GND)
Q Q    
AD ref. V input pin, +3V
3 6 7 1 3
.
AVR-3803/1083/AVC-3570
9 4 2 8
Function
1 5 0 5 8 2 9 9 4
m
co
9 9
2 8 9 9
27