Table of Contents
Advertisement
RX SIGNAL PATH
TX SIGNAL PATH
MAIN VCO SIGNAL PATH
TUNING VOLTAGES
13 MHz REFERENCE CLOCK
DATA BUS
ADDRESS BUS
TEXT
REFERENCE SIGNALS
J810
10 PIN EXT CONN
DIG_AUD(3:0)
EXT_B+
VR830
V2
MAN_TEST_AD
V1
VR822
UTXD
URXD_IN
DSC_TXD
DSC_RXD
DOWNLINK
CR810
V1
V1
Q701
Q701
J804
V1
BATTERY CONTACTS
BATT+
SW_V2
SW_V2
CHG-
VAG
MIC-
VAG_FLTRD
J802
MIC CONN
MIC-
MIC_BIAS
V2
Q945
MIC_BIAS
BOOM_PWR
VAG_FLTRD
U946
DNP
J940
HEADSET
CONN
V2
J501
SPEAKER
IRQ_2
M3682 - AL SCHEMATICS
URXD
UTXD
(WAS SCI_TX)
(WAS SCI_RX)
BDX
BFSR
BDR
BCLKR
BCLKX
V2
V3
UCTS_PA4
URST_PA5
CLK_SELECT
TIMING8
TIMING7
TX_EN
TX_KEY
DM_CS
DATA0_TX
RX_EN
RX_ACQ
STBY_PC5
CCLOCK
RCLOCK
KBR4
KBR3
KBR2
KBR1
KBR0
V2
OWDAT
KBC4
KBC3
KBC2
KBC1
KBC0
PB10
PB8
BKLITE_CNTL
V1
CHG
INTR_OUT1
PB5
PB4
PB3
PB2
PB1
PB0
V2
VR621
V2
GCLK
GCAP_MQSPI(3:0)
GCAP_MQSPI(3:0)
Y633
VSIM1
V3
32,768KHz
B+
RESET
V1
V_BOOST1
CR638
EXT_B+
MAN_TEST_AD
STBY
DOWNLINK_AD
DSC_EN_AD
U601
BATT_THEERM
EXT_B+_AD
V2
G_CAP2
WDOG
Q640
U602
G_CAP2
B+
BATT+
HYDE
B+
B+
VREF
V2
B+
V_TEMP
U603
V2 VSIM1
SIM_PD
CLK
RESET
SIM_I/O
VR670
VR661
VR662
VR501
AL661
VR502
AL660
V3
V2
V2
V2
V3
V2
V2
KBR2
V2
TDO
TMS
EMU1
TRST*
KBR1
TDI
PD
TCK
TRST*
TDO
TCK
KBR0
TDI
KBC3
TMS
EMU0
KBC2
EMU1
EMU0
KBC1
RST0
KBC0
IRQ_0
INT_CS
V3
V3
ADDRESS(20:0)
V2
V1
V2
V2
V2
U908
U700
EPROM
RAM3_WHITE_CAP
CLKIN
V3
V2
V3
MAGIC_13MHz
V2
V3
V3
V3
V2
MAGIC_QSPI(3:0)
MAGIC_QSPI(3:0)
B+
TRST*
V1 -5V
-10V
LBTO
Q640
U907
CR812
STBY
STBY
RF_V2
VREF
Q980
EXT_B+_EN
Q970
STBY_PC5
U951
CR814
STBY
V2
STBY
B+
V2
Q979
STBY
SW_V2
Q978
SW_V1
Q971
V1
Q671
SW_V2
EXT_B+
J665
Q956
BATT+
SIM CONN
VSIM1
EXT_B+
Q671
VR672
VR671
CR671
V2
PWR_SW
LBTO
CE4
CE5
R_W
V2
V2
U703
V2
U911
U912
RAM
V2
DATA(15:0)
V2
SW_V2
Q905
DR1
PB12
DX1
U906
MQSPI_CLK1
MQSPI_CS1
-5V
-10V
CE6
CHG-
EXT_B+
Q685
Q683
CR813
CR681
J690
Q680
Q681
BATT+
B+
Q681
VR681
Q690
Q683
CHG
V_TEMP
U950
V_BOOST1
EXT_B+_AD
Q902
Q901
BKLITE_CNTL
Q903
J905
DISPLAY INTERFACE
DP_ON_OFF
V2
U905
DP_EN
A0
RESET
R_W
J901
EXT_B+
CON_POWERJACK_B
Advertisement
Table of Contents
