Onkyo HT-R510 Service Manual page 35

Av receiver
Hide thumbs Also See for HT-R510:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND DESCRIPTIONS
AK4586VQ(96kHz 6ch CODEC)
XTO
1
XTI/EXTCLK
2
DVDD
3
DVSS
4
TVDD
5
AK4586VQ
TX
6
MCKO
7
LRCK
8
BICK
9
Top View
SDTO
10
SDTI1
11
Pin Layout
LIN
ADC
HPF
RIN
ADC
HPF
LOUT1
LPF
DAC
DATT
ROUT1
LPF
DAC
DATT
LOUT2
LPF
DAC
DATT
ROUT2
LPF
DAC
DATT
LOUT3
LPF
DAC
DATT
LPF
DAC
ROUT3
DATT
AK4586VQ
Block diagram
LA7956(Video Switch)
6dB
amp.
driver
control
1
2
3
4
VIDEO OUT A
B
VIN1
33
RIN
32
LIN
31
ROUT1
30
LOUT1
29
ROUT2
28
LOUT2
27
ROUT3
26
LOUT3
25
DZF1
24
VCOM
23
VREFH
Audio
I/F
X'tal
uP I/F
Oscillator
Clock
MCLK
Generator
Clock
Recovery
DAIF
Decoder
Input
Selector
DEM
SDOUT
SDIN1
SDIN2
SDIN3
video switch
(4 input 1 output)
5
6
7
8
9
GND
VIN2
VCC
VIN3
VIN4
No. Name
I/O
1
XTO
O
Crystal oscillator output pin
XTI
I
Crystal oscillator input pin
2
EXTCLK
I
Master clock input pin
3
TVDD
-
Power supply pin for output buffer. 2.7V to 5.5V
4
DVSS
-
Digital ground pin
5
DVDD
-
Power supply pin for digital section. 4.5V to 5.5V
6
TX
O
Transmitter channel output pin
7
MCKO
O
Master clock output pin
8
LRCK
I/O
Input/Output channel clock pin
9
BICK
I/O
Audio serial data clock pin
10
SDTO
O
Audio serial data output pin
11
SDTI1
I
Audio serial data input pin for DAC1
12
SDTI2
I
Audio serial data input pin for DAC2
13
SDTI3
I
Audio serial data input pin for DAC3
14
INT0
O
Interrupter pin 0
15
INT1
O
Interrupter pin 1
CDTO
O
Control data output pin (Serial mode)
16
CADI
I
Chip address pin 1 (Bus mode)
CDTI
I
Control data input pin (Serial mode)
17
SDA
I/O
Control data input/output pin (Bus mode)
CCLK
I
Control data clock pin (Serial mode)
18
SCL
I
Control data clock pin (Bus mode)
CSN
I
Chip select pin (Serial mode)
19
CAD0
I
Chip address pin 0 (Bus mode)
DZF2
O
Zero input detection pin 2
20
OVF
O
Overflow detection pin for analog input
21
AVSS
-
Analog ground pin
22
AVDD
-
Power supply pin for analog section. 4.5V to 5.5V
23
VREFH
I
Reference voltage input pin, AVDD
24
VCOM
O
Common voltage output pin, AVDD/2
25
DZF1
O
Zero input detection pin 1
26
LOUT3
O
DAC 3 left channel analog output pin
XTI
27
ROUT3
O
DAC 3 right channel analog output pin
XTO
28
LOUT2
O
DAC 2 left channel analog output pin
29
ROUT2
O
DAC 2 right channel analog output pin
30
LOUT1
O
DAC 1 left channel analog output pin
31
ROUT1
O
DAC 1 right channel analog output pin
32
LIN
I
Left channel analog input pin
33
RIN
I
Right channel analog input pin
34
PVDD
-
PLL power supply pin. 4.5V to 5.5V
TX
35
R
-
External resistor connection pin
36
PVSS
-
PLL ground pin
37
RX4
I
Receiver channel input pin 4
RX1
38
SLAVE
I
Slave mode pin
RX2
39
RX3
I
Receiver channel input pin 3
40
TST
I
Test pin
RX3
41
RX2
I
Receiver channel input pin 2
RX4
42
I2C
I
Serial control mode select pin. Serial at H.
43
RX1
I
Receiver channel input pin 1
44
PDN
I
Power down and reset pin
SDTO
BICK
LRCK
SDTI1
SDTI2
SDTI3
S2
S3
(2 pin)
(3 pin)
H
H
L
H
H
L
L
L
Description
VIN1
VIN2
VIN3
VIN4
(4 pin)
(6 pin)
(8 pin)
(9 pin)
ON
OFF
OFF
OFF
OFF
ON
OFF
OFF
OFF
OFF
ON
OFF
OFF
OFF
OFF
ON
HT-R510

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents