Q601:Yss912; Ql09,Qz11:Lc74781 - Marantz SR-14EX Service Manual

Hide thumbs Also See for SR-14EX:
Table of Contents

Advertisement

Q601:YSS912

SDOB Interface
/CSB
SCK
24 * 16
Sub DSP
SI
SDIB Interface
SDIBSEL
SDOA Interface
24 * 24
OPORT0 7
Main DSP
AC-3/Pro Logic/DTS
SCK
Decoder
SI
SO
/CS
Input Buffer
IPORT0 7
SDIA
Interface
CRC
SDIASEL
No.
NAME
I/O FUNCTION
1
VDD1
-
+5V power supply (for I/Os)
2
RAMCEN
O External SRAM Interface /CE
3
RAMA16
O External SRAM Interface address 16
4
RAMA15
O External SRAM Interface address 15
5
SDIB0
I+ PCM input 0 to Sub DSP
6
SDIB1
I+ PCM input 1 to Sub DSP
7
SDIB2
I+ PCM input 2 to Sub DSP
8
XI
I
Crystal oscillator connection or input external clock (12.288 MHz)
9
XO
o
Crystal oscillator connection
10
VSS
-
Ground
11
AVDD
-
+3.3V power supply (for PLL circuit)
12
SDIB3
I+ PCM input 3 to Sub DSP
13
TEST
Test terminal (to be open in normal use)
14
TEST
Test terminal (to be open in normal use)
15
OVFB
O Detection of overflow at Sub DSP
16 DTSDATA
O DTS data detection (Refer to "Status Register".)
17 AC3DATA
O AC-3 data detection (Refer to "Status Register" .)
18
SDOB3
O PCM output from Sub DSP
19
CPO
A
Output terminal for PLL, to be connected to ground through the external analog filter circuit.
(Refer to "External Circuit for PLL" .)
20
AVSS
-
Ground (for PLL circuit)
21
VDD2
-
+3.3V power supply (for core logic)
22
SDOA2
o
PCM output from Main DSP (C, LFE)
23
SDOA1
O PCM output from Main DSP (LS, RS)
24
SDOA0
O PCM output from Main DSP (L, R)
25
RAMA14
O External SRAM Interface address 14
26
RAMA13
O External SRAM Interface address 13
27
RAMA12
O External SRAM Interface address 12
28
RAMA11
O External SRAM Interface address 11
29
RAMA10
O External SRAM Interface address 10
30
VSS
-
Ground
31
VDD1
-
+5V power supply (for I/Os)
32
OPORT0
O Output port for general purpose. (Refer to " OPORT Register")
33
OPORT1
O Output port for general purpose. (Refer to " OPORT Register")
34
OPORT2
O Output port for general purpose. (Refer to " OPORT Register")
35
OPORT3
O Output port for general purpose. (Refer to " OPORT Register")
36
OPORT4
O Output port for general purpose. (Refer to " OPORT Register")
37
OPORT5
O Output port for general purpose. (Refer to " OPORT Register")
38
OPORT6
O Output port for general purpose. (Refer to " OPORT Register")
39
OPORT7
O Output port for general purpose. (Refer to " OPORT Register")
40
VSS
-
Ground
41
VDD2
-
+3.3V power supply (for core logic)
42
RAMA9
O External SRAM interface address 9
43
RAMA8
O External SRAM interface address 8
44
RAMA7
O External SRAM interface address 7
45
SDOB2
O PCM output from Sub DSP
46
SDOB1
O PCM output from Sub DSP
47
SDOB0
O PCM output from Sub DSP
48
SDBCK1
I+ Bit clock input for SDOA, SDIB, SDOB. (Refer to " SDOA, SDIB, SDOB Register")
49
SDWCK1
I+ Word clock input for SDOA, SDIB, SDOB. (Refer to " SDOA, SDIB, SDOB Register")
50
VSS
-
Ground
OVFB
RAMA0
16
RAMOEN
RAMWEN
RAMCEN
RAMD0 7
SDIB3
SDIB2
SDIB1
SDIB0
SDOA2
SDOA1
SDOA0
CPO
XO
XI
No.
NAME
I/O FUNCTION
51
VDD2
-
+3.3V power supply (for core logic)
52 NONPCM
O Detection of non PCM data. (Refer to " Status Register")
53
CRC
O Detection of AC-3 CRC error. (Refer to " Status Register")
54
MUTE
O Detection of auto-mute. (Refer to " Status Register")
55 KARAOKE
O Detection of AC-3 karaoke data. (Refer to " Status Register")
56
SURENC
O Detection of AC-3 2/0 mode Dolby surround encoded input (Refer to " Status Register")
57
/SDBCK0
O Inverted SDBCKO clock output (refer to " Block diagram")
58
RAMA6
O External SRAM Interface address 6
59
RAMA5
O External SRAM Interface address 5
60
VSS
-
Ground
61
RAMA4
O External SRAM Interface address 4
62
/lC
Is Initial clear
63
TEST
Test terminal (to be open in normal use)
64
RAMA3
O External SRAM Interface address 3
65
/CSB
Is+ Sub DSP Chip select
66
/CS
Is Microprocessor interface Chip select
67
SO
Ot Microprocessor interface Serial data output
68
SI
Is Microprocessor interface/Sub DSP Serial data input
69
SCK
Is Microprocessor interface/Sub DSP clock input
70
RAMA2
O External SRAM Interface address 2
71
VDD1
-
+5V power supply (for I/Os)
72
RAMD0
I+/O External SRAM Interface data (STREAM 0 output when External SRAM is not in use)
73
RAMD1
I+/O External SRAM Interface data (STREAM 1 output when External SRAM is not in use)
74
RAMD2
I+/O External SRAM Interface data (STREAM 2 output when External SRAM is not in use)
75
RAMD3
I+/O External SRAM Interface data (STREAM 3 output when External SRAM is not in use)
76
RAMD4
I+/O External SRAM Interface data (STREAM 4 output when External SRAM is not in use)
77
RAMD5
I+/O External SRAM Interface data (STREAM 5 output when External SRAM is not in use)
78
RAMD6
I+/O External SRAM Interface data (STREAM 6 output when External SRAM is not in use)
79
RAMD7
I+/O External SRAM Interface data (STREAM 7 output when External SRAM is not in use)
80
VSS
-
Ground
81
VDD2
-
+3.3V power supply (for core logic)
82
SDWCK0
I
Word clock input for SDIA, SDOA, SDIB, SDOB (Refer to " SDIA, SDOA, SDIB, SDOB Register")
83
SDBCK0
I
Bit clock input for SDIA SDOA SDIB SDOB (Refer to " SDIA, SDOA, SDIB, SDOB Register")
84
SDIA0
I
AC-3/DTS bitstream (or PCM) data input for Main DSP (Refer to " SDIA Register")
85
SDIA1
I
AC-3/DTS bitstream (or PCM) data input for Main DSP (Refer to " SDIA Register")
86
RAMA1
O External SRAM Interface address 1
87
RAMA0
O External SRAM Interface address 0
88 RAMWEN
O External SRAM Interface /WE
89 RAMOEN
O External SRAM Interface /OE
90
VSS
-
Ground
91
VDD2
-
+3.3V power supply (for core logic)
92
IPORT7
I+ Input port for general purpose (Refer to " IPORT Register")
93
IPORT6
I+ Input port for general purpose (Refer to " IPORT Register")
94
IPORT5
I+ Input port for general purpose (Refer to " IPORT Register")
95
IPORT4
I+ Input port for general purpose (Refer to " IPORT Register")
96
IPORT3
I+ Input port for general purpose (Refer to " IPORT Register")
97
IPORT2
I+ Input port for general purpose (Refer to " IPORT Register")
98
IPORT1
I+ Input port for general purpose (Refer to " IPORT Register")
99
IPORT0
I+ Input port for general purpose (Refer to " IPORT Register")
100
VSS
Ground
Note )
Is : Schmidt trigger input terminal
I+ : Input terminal with a pull-up resistor
O : Digital output terminal
Ot : Tri-state digital output terminal
53
A : Analog terminal

QL09,QZ11:LC74781

54

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents