Sony STR-DA3100ES Service Manual page 85

Fm stereo fm/am receiver
Hide thumbs Also See for STR-DA3100ES:
Table of Contents

Advertisement

DIGITAL BOARD IC2601 MB91F155A-5ES-X101 (MAIN SYSTEM CONTROLLER)
Pin No.
Pin Name
1
DSP HCLK
2
DSP HDIN
3
1BST SEL
4
1XRST
5
1PM
6
1GP9
7
1BST
8
1HCS
9
VSS
10
1HDOUT
11
1HACN
12
2XRST
13
2PM
14
2GP3
15
2BST
16
2HCS
17
2HDOUT
18
2HACN
19
2EXLOCK
20
DIR-XMODE
21
DIR-CKSEL
22
NC
23
DIR-CE
24
DIR-DO
25
DAC MUTE
26
VSS
27
VCC
28
DIR-ERROR
29
DIR-DATAO
30
DIR-XSTATE
31
TA_XCS
32
TA_SO
33
TA_XRST
34
MAIN
35
2ND
36
3RD
37
O595 LAT
38
O595 OE
39
DCOM CLK
40
DCOM DATA
41
COM CLK
42
COM DATA
43
V595OE
44
VSS
45
V595LAT
I/O
O
Serial data transfer clock signal output to the DSP1
O
Serial data output to the DSP1
Signal selection signal output terminal "L": boot strap signal, "H": L/R sampling
O
clock signal
O
System reset signal output to the DSP1 "L": reset
O
PLL initialize signal output to the DSP1
I
Read ready signal input from the DSP1
O
Boot strap signal output to the DSP1
O
Chip select signal output to the DSP1
Ground terminal
I
Serial data input from the DSP1
I
Acknowledge signal input from the DSP1
O
System reset signal output to the DSP2 "L": reset
O
PLL initialize signal output to the DSP2
I
Error signal input from the DSP2
O
Boot strap signal output to the DSP2
O
Chip select signal output to the DSP2
I
Serial data input from the DSP2
I
Acknowledge signal input from the DSP2
O
Lock signal output to the DSP2
O
System reset signal output to the digital audio interface receiver
O
Clock selection signal output to the digital audio interface receiver
Not used
O
Chip enable signal output to the digital audio interface receiver
I
Read data input from the digital audio interface receiver
O
System muting on/off control signal output terminal "H": muting on
Ground terminal
Power supply terminal (+3.3V)
I
PLL lock error signal and data error flag input from the digital audio interface receiver
I
Audio serial data input terminal
I
Source clock selection monitor input from the digital audio interface receiver
O
Chip select signal output to the lip sync adjust
I
Serial data input from the lip sync adjust
O
System reset signal output to the lip sync adjust
O
Trigger out signal output terminal (for MAIN)
O
Trigger out signal output terminal (for 2ND)
O
Trigger out signal output terminal (for 3RD)
O
Serial data latch pulse output to the data decoder
O
Output enable signal output to the data decoder
O
Serial data transfer clock signal output to the digital audio interface receiver, lip sync
adjust and D/A converter
O
Serial data output to the digital audio interface receiver, lip sync adjust and D/A
converter
O
Serial data transfer clock signal output to the input select, electrical volume, data
decoder and tuner unit
O
Serial data output to the input select, electrical volume, data decoder and tuner unit
O
Output enable signal output to the data decoder
Ground terminal
O
Serial data latch pulse output to the data decoder
STR-DA3100ES
Description
85

Advertisement

Table of Contents
loading

Table of Contents