Sony ZS-M50 Service Manual page 48

Personal minidisc system
Hide thumbs Also See for ZS-M50:
Table of Contents

Advertisement

IC Block Diagrams – Main Section –
r
IC701 CXA2542AQ
36
35
34
33
32
31
30
29
28
27
26
VCC
VCC
VEE
VCC
VEE
PD1 IV
AMP
VEE
RF
VEE
SUMMING
AMP
VCC
PD2 37
APC
PD2 IV
AMP
VEE
LASER POWER CONTROL
38
VCC
F
F IV AMP
VCC
FE AMP
VCC
E
39
E IV AMP
VEE
VEE
LEVEL S
VEE
VEE
FO. BIAS
VEE
40
VEE
WINDOW
VCC
IIL
COMP.
MIRR
TTL
FOK
TRK. GAIN
TEO
41
WINDOW
COMP.
E-F BALANCE
WINDOW COMP.
FOH
LPFI
42
FOL
TGH
IIL DATA REGISTER
TGL
INPUT SHIFT REGISTER
BALH
ADDRESS DECODER
BALL
SENS SELECTOR
ATSC
43
ATSC
OUTPUT DECODER
ATSC
TZC
WINDOW
FZC
COMP.
TZC
44
DFCT
TZC COMP.
TM1
DFCTO IFB1-6
FS1-4
TG1-2 TM1-7 PS1-4
BAL1-4
TDFCT
45
TRACKING
TOG1-4
VCC
PHASE COMPENSATION
TG1
VC
46
TM4
VEE
VCC
FZC
47
FZC COMP.
TM3
TM7
FEO 48
VCC
FOCUS
FS1
PHASE COMPENSATION
FS2
DFCT
FSET
TG2
FS4
VEE
1
2
3
4
5
6
7
8
9
10
11
– 89 –
IC702 CXD3009Q
25
60
59 58 57
56 55 54
53
EFM
DIGITAL
DEMODULATOR
CUT
VDD3
61
SYSM
62
24
SENS2
ERROR
CORRECTOR
AVSS
63
64
AVDD
IIL
AOUT1
65
23
SENS1
16K RAM
TTL
AIN1
66
PWM
LOUT1
67
AVSS
68
22
C. OUT
69
XVDD
XTAI
70
TIMING
3RD-ORDER
INT
OVER SAMPLING
LOGIC
NOISE
XTAO
71
DIGITAL FILTER
SHAPER
XVSS
72
21
XRST
AVSS
73
LOUT2
74
PWM
AIN2
75
AOUT2
76
20
DATA
77
AVDD
TTL
AVSS
78
IIL
XRST
79
19
XLT
80
VDD0
CPU
INTERFACE
18
CLK
1
2 3
4 5 6 7 8 9
VCC
17
VCC
ISET
16
ISET
IC703 BA6898FP-E2
VCC
VCC
15
SL_O
TM6
28
27
26
25
24
23
22
21
20
19
18
17
16
14
SL_M
VCC
VCC
TM5
13
SL_P
LEVEL SHIFT
LEVEL SHIFT
VEE
VEE
TM2
THERMAL
SHUT DOWN
DRIVER MUTE
REG VOLTAGE DOWN,
BIAS VOLTAGE DOWN,
THERMAL SHUT DOWN
12
MONITOR
LEVEL SHIFT
LEVEL SHIFT
1
2
3
4
5
6
7
8
9
10
11
12
13
– 90 –
r
IC Block Diagrams – BD Section –
IC101 CXD2523R
52
51
50
49
48
47
46 45 44
43
42
41
48
47
RFA1
SERIAL-IN
INTERFACE
40 LRCKI
I
1
D / A
D / A
INTERFACE
INTERFACE
39 LRCK
J
2
38 ASYO
ASYMMETRY
37 ASYI
CORRECTOR
36 BIAS
CVB
35 RF
VC
3
34 AVDD
GRVA
33 CLTV
32 AVSS
A
4
+
DIGITAL
31 FILI
PLL
AA
IVR
30 FILO
29 PCO
28
VCTL
OSC
+
B
5
27
V16M
IVR
BB
CLOCK
26
VCKI
GENERATOR
25
VPCO
24 TEST1
C
6
+
23
TEST0
IVR
CC
DIGITAL
22
PWM1
CLV
21
MDP
D
7
+
DD
IVR
SERVO AUTO
SEQUENCER
+
15 16 17
E
8
10 11 12 13 14
18
19
20
IVR
EE
F
9
+
FF
IVR
GSW IV
PD
10
15
APC
11
APCREF
12
13
14
14
46
45
44
43 42
41
40
39
38
37
USROP
+
RF AGC
EQ
+
USRC
DET
EQ
BPF3T
RFA2
PEAK3T
HLPT
–1
1
3T
P-P
2
–2
3T
WBL
CFST
PTGR
TEMP
PEAK
1
–2
2
BOTTOM
36 BOTM
–1
PBH
GRV
WBL
35 ABCD
34 FE
+
+
33 AUX
+
+
BPFC
ABCDA
32 ADFG
31 ADAGC
+
+
30 ADIN
FEA
DET
BPF22
ADIP
29 ADFM
WBL
+
AGC
+
ATA
WBL
–1
TG
28 SE
PTGR
–2
SEA
+
+
EE'
27 CSLED
+
–1
TG
EFB
TESW
26 TE
–2
TEA
+
WBL
FF'
3T
25 WBLADJ
VI CONV
FBAL
EQ
AUXSW
BGR
COMMAND
VREF
SCRI - PARA
DECODE
15
16
17
18
19
20
21
22
23
24
– 91 –
IC121 CXD2652AR
100 99 98 97 96 95
94 93
92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
PWM
75 AUX2
SPINDLE
GENERATOR
SERVO
74 TE
MNT0
1
73 SE
MNT1
2
MONITOR
EACH
72 AVSS
MNT2
3
CONTROL
BLOCK
MNT3
4
71 ADRB
ADIP
70 ADRT
DEMODULATOR/
DECODER
69 AVDD
SWDT
5
68 ADIO
SCLK
6
EACH
XLAT
7
CPU I/F
67 VC
BLOCK
SERVO
A/D
8
SRDT
66 AUX1
DSP
CONVERTER
SENS
9
ANALOG
65 FE
MUX
64 ABCD
XRST
10
APC
63 BOTM
11
SQSY
SUBCODE
62 PEAK
PROCESSOR
DQSY
12
61 CLTV
13
RECP
60 FILO
59 FILI
58 PCO
SHOCK RESISTANT
XINT
14
57 PDO
MEMORY CONTROLLER
TX
15
56 AVSS
OSCI
16
CLOCK
EACH
OSCO
17
GENERATOR
BLOCK
XTSL
18
55 RFI
COMP
TESTG
19
DIGITAL
SAMPLING
54 BIAS
AUDIO
RATE
D VSS
20
53 AVDD
I/F
CONVERTER
DIN
21
52 ASYI
DOUT
22
51 ASYO
ADDT
23
DRAM
ATRAC
ENCODER/DECODER
INTERFACE
DADT
24
LRCK
25
ADDRESS/DATA BUS A00 - A11, D0 - D3
26 27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
IC152 BH6511FS
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
INTERFACE
AMP
AMP
AMP
AMP
INTERFACE
V
DD
CHARGE
PRE DRIVE
PRE DRIVE
PUMP.
OSC
PRE DRIVE
PRE DRIVE
INTERFACE
AMP
AMP
AMP
AMP
INTERFACE
PSB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
– 92 –

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents