Sony HCD-NXM2D Service Manual page 72

Display side hi-fi component system
Hide thumbs Also See for HCD-NXM2D:
Table of Contents

Advertisement

HCD-NXM2D
• IC901 CXP973064-245R (MECHANISM CONTROLLER) (DBM07 Board)
Pin No.
Pin Name
1
NO_USE
2
SDEN
DOCTRL/
3
ISBTEST
4
XRST_2753
5
SDA_EEP
6
MNT1
7
FCS_JMP_1
8
FCS_JMP_2
9
SENS_CD
10
CDSP2
11
CDSP4
12
XCS_DVD
13
VSS
14 to 21
D0 to D7
22
INIT0_DVD
23
INIT1_DVD
24
MSCK_SAMBA
25
XRST_1882
26
SCOR
27
LAT_CD
28
LD ON
29
MIRR
30
COUT_CD
31
INLIM
32
CS_ZIVA
33
SI_ZIVA
34
SO_ZIVA
35
SCK_ZIVA
36
DRVIRQ
37
DRVRDY
38
RST
39
VSS
40
XTAL
41
EXTAL
42
VDD
43, 44
SLED_A, SLED_B
45
SCK_DSD
46
SDOUT_DSD
47
SDIN_DSD
48
READY_DSD
49
DATA_CD
50
CLOK_CD
51
XMSLAT
52
SQSO
53
MUTE_DSD
54
SQCK
55
VSS
56
CONTROL_2
72
I/O
O
Not used (open)
O
Serial data enable signal output to SP3723CAFOPM
O
Digital out on/off control signal output to CXD3068Q
O
Not used
I/O
Data bus with the EEPROM
I
EEPROM ready signal input from TMC57929PGF-RDP
O
Focus jump 1 signal output to the FAN8035L
O
Focus jump 2 signal output to the FAN8035L
I
Internal status (SENSE) signal input from CXD3068Q
O
Not used
O
Not used
O
Chip select signal output to TMC57929PGF-RDP
Ground
I/O
Two-way data bus with TMC57929PGF-RDP
I
Interrupt signal input from TMC57929PGF-RDP
I
Interrupt signal input from TMC57929PGF-RDP
O
Not used
O
Reset signal output to TMC57929PGF-RDP
I
Subcode sync (S0+S1) detection signal input from CXD3068Q
O
Serial data latch pulse signal output to CXD3068Q
O
Laser diode on/off control signal output to SP3723CAFOPM
I
Mirror signal input from SP3723CAFOPM
I
Numbers of track counted signal input from SP3723CAFOPM
I
Detection signal input from limit in switch The optical pick-up is inner position when "H"
O
Chip select signal output to ZIVA5X-C1F
I
Serial data input from ZIVA5X-C1F
O
Serial data output to ZIVA5X-C1F
O
Serial data transfer clock signal output to ZIVA5X-C1F
O
Interrupt request signal output to ZIVA5X-C1F
O
Ready signal output to ZIVA5X-C1F
I
System reset signal input from ZIVA5X-C1F
Ground
I
System clock input terminal (20 MHz)
O
System clock output terminal (20 MHz)
Power supply (+3.3V)
O
Sled motor drive signal output to FAN8035L
O
Clock output to TMC57929PGF-RDP
O
Serial data output (Not used)
I
Serial data input (Not used)
I
Ready signal input (Not used)
O
Serial data output to CXD3068Q
O
Serial data transfer clock signal output to CXD3068Q
O
Serial data latch pulse signal (Not used)
I
Subcode Q data input from TMC57929PGF-RDP
O
Muting on/off control signal (Not used)
O
Subcode Q data reading clock signal output to TMC57929PGF-RDP
Ground
I
Not used
Description

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents