Fujitsu MAW3073 SERIES Specifications page 15

Figure 1.34 DT DATA IN phase training pattern .................................................................................1-78
Figure 1.35 DT DATA OUT phase training pattern .............................................................................1-80
Figure 1.36 Usage of P1 to establish data valid and data invalid states ................................................1-81
Figure 1.37 READ STREAM and WRITE FLOW...............................................................................1-84
Figure 1.38 Data sequence at data transfer............................................................................................1-87
Figure 1.39 Data transfer rate in synchronous mode .............................................................................1-89
Figure 1.40 Switching direction of transfer over data bus.....................................................................1-91
Figure 1.41 ATTENTION condition.....................................................................................................1-95
Figure 1.42 condition ...............................................................................................................................1-97
Figure 1.43 Bus phase sequence ..........................................................................................................1-98
Figure 1.44 Example of bus phase transition at execution of a single command ................................1-100
Figure 1.45 Phase sequences for physical reconnection or selection without
using attentioncondition with information unit transfers enabled ....................................1-105
Figure 1.46 Phase sequences for selection with attention condition
with information unit transfers enabled............................................................................1-106
Figure 1.47 SPI information unit sequence during initial connection .................................................1-109
Figure 1.48 SPI information unit sequence during data type transfers ................................................1-110
Figure 1.49 SPI information unit sequence during data stream type transfers ....................................1-111
Figure 1.50 SPI information unit sequence during status transfers .....................................................1-112
Figure 1.51 State of level-1 SCAM target...........................................................................................1-126
Figure 1.52 State of level-2 SCAM target...........................................................................................1-127
Figure 1.53 Comparison of active negate current and voltage ............................................................1-132
Figure 1.54 Single-ended test circuit...................................................................................................1-133
Figure 1.55 LVD transceiver architecture ...........................................................................................1-135
Figure 1.56 Connection to the LVD receivers.....................................................................................1-136
Figure 1.57 Differential SCSI bus capacitive loading .........................................................................1-137
Figure 2.1 Message format....................................................................................................................2-2
Figure 2.2 SCSI pointer configuration ..................................................................................................2-7
C141-C011 xiii