Texas Instruments TAS3002 Data Manual page 24

Digital audio processor with codec
Table of Contents

Advertisement

4.12 Main Control Register 1 (01h)
The TAS3002 device contains two main control registers: main control register 1 (MCR1) and main control register 2
(MCR2). The MCR1 register contains the bits associated with load speed, SCLK frequency, serial-port mode, and
serial-port word length. It is accessed via I
MCR1 (01h)
Bit
b7
b6
b5
Type
R/W
R/W
R/W
Default
1
X
X
FIELD NAME
BIT
TYPE
7
FL
6
SC
5−4
E
3−2
Reserved
1−0
W
4.13 Main Control Register 2 (43h)
The TAS3002 device contains two main control registers: main control register 1 (MCR1) and main control register 2
(MCR2). The MCR2 register contains the bits associated with the AllPass function and the download of bass and
treble control information, and it is accessed via I
MCR2 (43h)
Bit
7
6
5
Type
R/W
R
R
Default
0
0
0
FIELD NAME
BIT
TYPE
7
Reserved
6−5
Reserved
4−2
Reserved
1
DM(1−0)
0
INP
2
C with the address 01h.
b4
b3
b2
b1
R/W
R
R
R/W
X
X
X
X
Table 4−2. Main Control Register 1 Description
R/W
Fast load
0 = Normal operation mode
1 = Fast -load mode (default)
R/W
SCLK frequency
.
0 = SCLK is 32 f S
1 = SCLK is 64 f S .
R/W
Serial port mode
00 = Left justified
01 = Right justified
10 = I 2 S
11 = Reserved
R
Reserved
R/W
Serial port word length
00 = 16-bit
01 = 18-bit
10 = 20-bit
11 = 24-bit
2
C with the address 43h.
4
3
2
1
R
R
R
R/W
x
x
x
0
Table 4−3. Main Control Register 2 Description
R/W
0 = Normal operation (initial condition after reset)
1 = Download bass and treble
R
Reserved. Bits 6 and 5 return 0s when read.
R
Undefined.
R/W
0 = Normal operation (initial condition after reset)
1 = AllPass mode (bass and treble are still functional)
R
Reserved. Bit 0 returns 0 when read.
b0
R/W
X
DESCRIPTION
0
R
0
DESCRIPTION
4−7

Advertisement

Table of Contents
loading

Table of Contents