Table of Contents
Advertisement
A
X
4
R
P
l
u
s
A
X
4
R
P
l
u
s
B
u
s
M
a
s
t
e
r
I
D
E
(
D
B
u
s
M
a
s
t
e
r
I
D
E
(
D
The traditional PIO (Programmable I/O) IDE requires the CPU to involve in all the activities of the IDE access including waiting
for the mechanical events. To reduce the workload of the CPU, the bus master IDE device transfers data from/to memory
without interrupting CPU, and releases CPU to operate concurrently while data is transferring between memory and IDE device.
You need the bus master IDE driver and the bus master IDE HDD to support bus master IDE mode.
C
N
R
(
C
o
m
m
u
n
i
c
a
C
N
R
(
C
o
m
m
u
n
i
c
a
The CNR specification provides the PC industry the opportunity to deliver a flexible and cost reduced method of implementing
LAN, home networking, DSL, USB, wireless, audio and modem subsystems widely used in today's "connected PCs". The CNR
specification is an open industry specification and is supported by OEMs, IHV card manufacturers, silicon supplier and
Microsoft.
C
O
D
E
C
(
C
o
d
i
n
g
a
C
O
D
E
C
(
C
o
d
i
n
g
a
Normally, CODEC means a circuit that can do digital to analog conversion and also the analog to digital conversion. It is part of
AC97
sound/modem solution.
D
D
D
D
R
R
(
(
D
D
o
o
u
u
b
b
l
l
e
e
D
D
a
a
t
t
a
a
DDR RAM utilizes the existing DRAM infrastructure and technology while doubling the nominal bandwidth available to systems
in an easy to design and simple to adopt way. Initially a perfect solution for memory intensive server and workstation
applications, DDR low cost and low voltage will ultimately make it an ideal solution for all segments of the PC market, high
performance desktop and mobile PCs, Value PCs and even Internet Appliances and mobile devices.
M
A
m
o
d
e
)
M
A
m
o
d
e
)
t
i
o
n
a
n
d
N
e
t
w
o
r
k
i
t
i
o
n
a
n
d
N
e
t
w
o
r
k
i
n
d
D
e
c
o
d
i
n
g
)
n
d
D
e
c
o
d
i
n
g
)
R
R
a
a
t
t
e
e
d
d
)
)
S
S
D
D
R
R
A
A
M
M
n
g
R
i
s
e
r
)
n
g
R
i
s
e
r
)
104
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l
Advertisement
Table of Contents
