TYAN S8228 Notice page 75

Amd opteron sr5650 & sp5100 chipset
Table of Contents

Advertisement

GPP1 Core:
Feature
GPP1 Core
Turn Off PLL During L1/L23
TXCLK Clock Gating in L1
LCLK Clock Gating in L1
Option
Disabled
Enable
Disabled
Enable
Disabled
Enable
75
http://www.TYAN.com
Description
-----

Advertisement

Table of Contents
loading

Table of Contents