Intel 915P Chipset; Usb; Ide Support - Intel D915PDT Specification

D915pdt technical product specification
Hide thumbs Also See for D915PDT:
Table of Contents

Advertisement

Intel Desktop Board D915PDT Technical Product Specification
1.5 Intel
915P Chipset
®
The Intel 915P chipset consists of the following devices:
Intel 82915P Memory Controller Hub (MCH) with Direct Media Interface (DMI) interconnect
Intel 82801FB I/O Controller Hub (ICH6) with DMI interconnect
Firmware Hub (FWH)
The MCH is a centralized controller for the system bus, the memory bus, the PCI Express bus, and
the DMI interconnect. The ICH6 is a centralized controller for the board's I/O paths. The FWH
provides the nonvolatile storage of the BIOS.
For information about
The Intel 915P chipset
Resources used by the chipset

1.5.1 USB

The board supports up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and
EHCI-compatible drivers.
The ICH6 provides the USB controller for all ports. The port arrangement is as follows:
Four ports are implemented with dual stacked back panel connectors adjacent to the audio
connectors. These connectors are yellow, indicating that they support USB anti-theft circuitry.
Four ports are routed to two separate front panel USB connectors. These connectors do not
support USB anti-theft circuitry.
NOTE
USB anti-theft circuitry requires the use of Intel
Contact your Intel representative for more information.
NOTE
Computer systems that have an unshielded cable attached to a USB port may not meet FCC
Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the
requirements for full-speed devices.
For information about
The location of the USB connectors on the back panel
The location of the front panel USB connectors

1.5.2 IDE Support

The board provides five IDE interface connectors:
One parallel ATA IDE connector that supports two devices
Four serial ATA IDE connectors that support one device per connector
20
Platform Administration Technology software.
®
Refer to
http://developer.intel.com/
Chapter 2
Refer to
Figure 12, page 47
Figure 13, page 48

Advertisement

Table of Contents
loading

Table of Contents