Asus M2N-LR - Motherboard - ATX User Manual page 73

M2n-lr series
Table of Contents

Advertisement

Memory Controller
Memory Controller
Memory Configuration
ECC Configuration
Power Down Control
Alternate VID
Memory CLK
CAS Latency(TCL)
RAS/CAS Delay(Trcd)
Min Active RAS(Tras)
Row Precharge Time(Trp) :5 CLK
RAS/RAS Delay(Trrd)
Row Cycle (Trc)
Asynchronous Latency
Memory Configuration
The memory configuration menu allows you to change the memory settings.
Memory Configuration
Memclock Mode
MCT Timing Mode
Bank Interleaving
Enable Clock to All DIMMS
DQS Signal Training Control
MemClk Tristate C3/ATLVID
CS Sparing Enable
Memory Hole Remapping
Memclock Mode [Auto]
Sets the memory clock mode.
Configuration options: [Auto] [Limit] [Manual]
The following item appears when the Memclock Mode is set to Limit or Manual.
Memclock Value [200 MHz]
Sets the memory clock mode limit.
Configuration options: [400 MHz] [533 MHz] [ 667 MHz] [ 800 MHz]
MCT Timing Mode [Auto]
Sets the MCT Timing Mode. Configuration options: [Auto] [Manual]
Bank Interleaving [Auto]
Allows you to enable the bank memory interleaving.
Configuration options: [Disabled] [Auto]
Enable Clock to All DIMMs [Disabled]
Configuration options: [Disabled] [Enabled]
-20
[Auto]
[0.850 V]
:667 MHz
:5.0
:5 CLK
:15 CLK
:3 CLK
:21 CLK
:6 ns
[Auto]
[Auto]
[Auto]
[Disabled]
[Enabled]
[Disabled]
[Disabled]
[Enabled]
Select the DRAM
Frequency program
method. If Auto,
the DRAM speed will
be based on SPDs.
If Limit, the DRAM
speed will not exceed
the specific value.
If Manual, the DRAM
will be programmed
regardless.
Select Screen
Select Item
+-
Change Option
F1
General Help
F10
Save and Exit
ESC
Exit
Chapter : BIOS setup

Advertisement

Table of Contents
loading

This manual is also suitable for:

M2n-lr/sata

Table of Contents