Power Block Diagram - Panasonic LUMIX DMC-LF1P Service Manual

Hide thumbs Also See for LUMIX DMC-LF1P:
Table of Contents

Advertisement

12.5. Power Block Diagram

JK2001
CL2005
(AV OUT/DIGITAL TERMINAL)
F2002
USB VBUS
8
CL2003
USB+
5
3
4
CL2004
USB-
7
2
1
L2001
BATTERY P.C.B.
P1702
CL1501
CL1701
(BATTERY TERMINAL)
F1701
(UNREG+)
FP1701
FP9003
BAT+
1
16-20
1-5
CL9005
FP1701
FP9003
BAT THERMO
2
6
15
CL1002
FP1701
FP9003
BAT-
3
10-14
7-11
CL1702
CL9001
TOP P.C.B.
PP9901
PS9002
33
33
1
2
POWER SW
S9902
CL1506
3
4
IC6001
(VENUS ENGINE)
(XPWR RST)
GPIO73 J1
(USB CAB IN)
GPIO82
G2
QR6001
CL1504
(USUS)
GPIO90
E1
CL1505
(CRG EN)
GPIO92
D1
(XPW ON IN)
GPIO69
K1
(SW USB-)
USBSIGDM
A11
(SW USB+)
USBSIGDP A12
(BATT THERMO V)
AD0 IN1
D13
(POWER ON L V)
GPIO50
AD21
RL9110
(POWER SW ON)
GPIO83
G3
CL6011
(POWER ON H)
GPIO40
U22
CL6005
(SYS RESET)
RSTB
AA26
(SW UNREG)
AD0 IN0 C13
(SIIC SDA)
GPIO103
M2
(SIIC SCL)
GPIO101
L2
(SD3V CTL)
GPIO93
D2
IC1501
(USB SWITCHING CHARGER)
VBUS
VREG
A5
VREG
C1
USB OK
VBUS
A6
B3
NVP
VIN
B5
CONT.
VIN
B6
LX
C5
LX
BACK
10V/2A 1.0MHz
C6
GATE
CONT.
PWM DC/DC
PGND
INPUT
D5
CURRENT LIMIT
PGND
D6
SYSTEM
F5
SYSTEM
BACK
CC-CV
E5
GATE
CONT.
VBAT
CONT.
F6
VBAT
E6
TSD
TH
THERMISTOR
F4
MONITOR
CTI
CHARGE
F1
TIMER
CL1503
INT B
E3
RL1501
DPI
USB CHG
A4
CONTROL
DETECTOR
DMI
LOGIC
A3
DMO
VDD
A1
E1
DPO
A2
SCL
D1
USUS
I2C I/F
C2
SDA
CEN
D2
B2
CRG
XPWR ON
F2
E2
XPWR RST
F3
6
5
4
CTD CHGLED
(To PS9002-20)
QR1001
1
2
3
CL1502
IC9101
(SYSTEM IC)
(PW EV3)
87
POWERSWONL
EV3
23
POWER CTL SW
35
UNREG
34
POWERSWONH
54
OVERCUT
33
84
POWER ON H
OUT
36
85 RESETOUT
FBREG
31
CL1003
CL1005
CL1004
CL1009
CL1001
Q1501
4
3
5
2
6
1
(VSYS)
IC1001
(7CH SW REGULATOR WITH 1CH LDO)
LOAD SW
VO1E
CONT.
1MHz
CH1
STEP UP
CURRENT MODE
DAC
CONTROL
ERROR AMP
0.8V
VO1E
OVP1
SERIAL
I/F VO1E
6.5V
CH1
VO2E
DISCHARGE
SCP1
1MHz
DAC
CH2
ERROR AMP
CROSS
CONVERTER
0.8V
VO12E
OVP2
SERIAL
CONTROL
I/F
VO2E
6.5V
SCP2
CH2
DISCHARGE
DAC
LDO
ERROR AMP
0.8V
LDO
DISCHARGE
VO3
18
2MHz
CH3
STEP DOWN
CURRENT MODE
DAC
CONTROL
ERROR AMP
0.6V
VO3
SERIAL
CH3
SCP3
DISCHARGE
VO4
I/F
17
2MHz
CH4
STEP DOWN
DAC
CURRENT MODE
ERROR AMP
CONTROL
0.8V
VO4
CH4
SERIAL
SCP4
DISCHARGE
I/F
2MHz
INV5
CH5
16
STEP DOWN
DAC
CURRENT MODE
ERROR AMP
CONTROL
0.8V
INV5
CH5
SCP5
DISCHARGE
2MHz
INV6
CH6
15
STEP DOWN
DAC
CURRENT MODE
ERROR AMP
CONTROL
0.8V
INV6
CH6
GND
SCP6
DISCHARGE
3
VOSEL2
1MHz
4
CH7
VOSEL3
STEP UP
5
DAC
VOLTAGE MODE
ERROR
CONTROL
VOSEL4
AMP
0.4V
6
28V
SERIAL I/F
VCC
1
REGA
ALL CH
LED SW
VREGA
SCP1
6
SCP
DRIVER
CONTROL
2
COUNTER
FB7
STOP
STB1234
9
ON/OFF LOGIC
SCL
8
SERIAL
SDA
7
I/F
62
IC1002
(REGULATOR)
1
2
IC1022
(REGULATOR)
4
SWOUT
3
40
BACK
GATE
CONT.
VO1E
41
IC1021
BACK
GATE
(REGULATOR)
CONT.
LX1
42
4
PGND1
39
3
HX2
38
LX21
IC1023
37
(REGULATOR)
PGND2
34
4
LX22
36
VO2E
3
35
REGOUT
19
IC1090
(REGULATOR)
SERIAL I/F
4
HX36
32
HX36
33
3
LX3
30
LX3
31
CL1030
PGND3
28
PGND3
29
HX4
CL1040
27
IC1040
LX4
(REGULATOR)
26
VDD1
7
HX5
ERROR
24
AMP
LX5
23
VREF
CURRENT LIMIT
PGND45
CE1
25
8
VDD2
LX6
6
22
ERROR
AMP
VREF
CURRENT LIMIT
CE2
LX7
20
5
PGND67
21
VO7
14
LED
13
INV7
12
STB6
10
VDD
11
VSYS
CE
VDD
4
CL1101
GND
VOUT
3
PW NFC 3.1V
CL1010
PW 5.2V
CL1011
PW HDMI5V
CL1022
VIN
VOUT
1
PW SD3V
CE
VSS
2
CL1021
VIN
VOUT
1
PW A3.1V
CE
VSS
2
CL1023
VDD
1
PW SE2.9V
VOUT
CE
GND
2
CL1080
PW D3V
CL1090
VDD
1
PW 2.5V
VOUT
2
CE
GND
CL1020
PW 3.4V
PW 1.1V
CL1042
VOUT1
2
PW SE1.8V
R1_1
R2_1
GND
1
GND
4
CL1041
VOUT2
3
PW D1.8V
R1_2
R2_2
CL1071
To FP9004-2
CL1070
(PW BL MINUS)
To FP9004-1
(PW BL PLUS)
CL1050
PW SE1.2V
CL1060
PW DRM1.22V
DMC-LF1 POWER BLOCK DIAGRAM

Advertisement

Table of Contents
loading

Table of Contents