Table of Contents
Advertisement
H
heat output
1-9
I
I/O address map
1-6
I/O function byte
2-8
Identification, adapter
3-3
interrupt 0 reset
3-25
interrupts
K
keyboard (electrical)
1-9
M
map, memory
3-8
math coprocessor
1-4
memory
connectors
3-9
control register
2-9
map
3-8
memory module packages
3-7
performance
1-7
random access
3-7
read only
3-7
refresh
1-7
memory refresh
3-4
memory size miscompare
3-19
microprocessor
alternate reset
3-27
real address mode
3-26
miscellaneous ports
3-24
mode switch compatibility
3-27
model byte
1-3
modules, memory
3-7
X-2
Index
N
NMI mask
3-13
NMI service
3-4
NMI signal
3-4
nonmaskable interrupt (NMI)
3-24
p
parallel port 2-8
parity check enable
3-25
password, power-on
3-28
performance, system
1-7
pointing device (electrical)
1-9
port B
3-24
POS
See programmable option select
POS registers
2-8
power speCifications
1-9
programmable option select
2-3
enable/setup register
2-7
registers
2-5
system board 110 byte
2-8
system board setup
2-6
system configuration
utilities
2-3
programming, arbiter
3-5
R
RAM enable
2-9
random access memory (RAM)
3-7
read-only memory
3-7
real mode addressing
3-26
real-time clock bytes
3-15
refresh
3-4, 3-7
refresh request
3-25
registers
card selected feedback
2-6
enable/setup
2-7
memory control
2-9
miscellaneous system
3-24
port B
3-24
POS
2-5,2-8
RT/CMOS and NMI mask
3-13
Advertisement
Table of Contents
