CGND
CVCC18
IOGND
IOVCC
MUTEOUT
SPDIF
CVCC18
CGND
NC
NC
NC
SD0
WS
SCK
NC
MCLKOUT
IOVCC
IOGND
CGND
CVCC18
NC
AUDPVCC18
AUDPGND
XTALOUT
XTALIN
FB5804
0uH
XTALVCC
REGVCC
FB5805
NC
0uH
RSVDL
RESET#
SCDT
INT
CVCC18
CGND
CLK48B
IOGND
7
5
3
1
7
5
3
1
7
5
3
1
8
4
2
8
4
2
8
4
2
6
6
6
7
5
3
1
7
5
3
1
7
5
3
1
8
6
4
2
8
6
4
2
8
6
4
2
- 35 -
CGND
CVCC18
R0PWR5V
R1PWR5V
R5907
0
DSCL0
R5908
0
DSDA0
R5909
0
DSCL1
R5910
0
DSDA1
CSCL
SCL_400K_DEV
CSDA
SDA_400K_DEV
IOVCC
IOGND
CGND
CVCC18
CVCC18
CGND
NC
NC
NC
NC
IOVCC
IOGND
NC
NC
NC
NC
NC
EVNODD
R5896
R5900
NC
47
NC
NC
IOVCC
IOGND
R5895
47
R5901
VSYNC
R5894
47
R5902
HSYNC
47
R5893
R5903
DE
7
5
3
1
7
5
3
1
7
5
3
1
8
4
2
8
4
2
8
4
2
6
6
6
7
5
3
1
7
5
3
1
7
5
3
1
8
6
4
2
8
6
4
2
8
6
4
2
~ BE Board Schematic Diagram [ Main Micro Processor & Video Processor ] Page 9B/11 ~
10k
10k
10k
10k