Table of Contents
Advertisement
Circuit Diagrams and PWB Layouts
SSB: FPGA 1080P: I/O Banks
3F75 B2
3F77 B2
3F79 B2
3F94 C6
3F98 C9
7F90-2 B8
3F76 B4
3F78 C2
3F93 C6
3F95 C9
7F90-1 B3
7F90-3 D8
1
2
3
FPGA 1080p: I/O BANKS
B09D
A
+3V3-FPGA
EP2C5F256C7N
B
CONTROL
DV-CLK-PLL
9F90
H2
0
H1
IF90
3F75
1
PCI-CLK-PNX5050_CLK-MOP
IF91
J2
2
J1
IF96
47R
3
3F79
DV-CLK
H16
CLK
4
H15
47R
5
J15
6
IF92
J16
7
F1
DATA0
DATA0
C
H4
DCLK
DCLK
D
7F90-6
EP2C5F256C7N
Φ
POWER
B1
+3V3-FPGA
G3
E
K3
VCCIO1
R1
A15
+2V5out-FPGA
A2
C10
C7
VCCIO2
E10
E7
B16
+Vin-FPGA
G14
K14
VCCIO3
R16
F
M10
+3V3-FPGA
M7
P10
P7
VCCIO4
T15
T2
G9
+1V2-FPGA
H10
H7
VCCINT
J7
GND_PLL1
M5
+1V2-PLL
1
G
E12
VCCA_PLL
2
GND_PLL2
L6
1
F11
VCCD_PLL
2
GNDA_PLL
H
3139 283 3003.1
1
2
3
PB52.1HU LB
7F90-4 B12
7F90-6 D3
9F90 B2
9F92 C13
9F94 C5
9F96 B11
7F90-5 D12
7F90-7 G12
9F91 C4
9F93 E14
9F95 C5
9F97 C11
4
5
6
7F90-1
Φ
+3V3
G5
ASDO
CE
M13
FF90
3F76
10K
nCSO
STATUS
+3V3-FPGA
SD1-DQ9
J5
nCONFIG
SD1-CS
CONFIG
L13
CONF-DONE
SD1-DQ10
CONF_DONE
SD1-A5
J13
9F91
SD1-DQ13
0
MSEL
K12
IF89
MSEL1
MSEL1
SD1-DQ14
1
SD1-DQM
F2
FPGA_TCK
SD1-CKE
TCK
G1
FPGA_TMS
SD1-DQ15
TMS
G2
FPGA_TDO
SD1-DQ16
TDO
H5
FPGA_TDI
SDA-AMBI-3V3
TDI
SCL-AMBI-3V3
A1
A16
B15
B2
C8
GND
C9
E8
TxFPGAeE+
E9
TxFPGAeE-
G8
TxFPGAeD+
H14
TxFPGAeD-
H3
TxFPGAeCLK+
H8
TxFPGAeCLK-
H9
TxFPGAeB+
J14
TxFPGAeB-
GND
J3
TxFPGAeC+
J8
TxFPGAeC-
J9
K9
M8
TxFPGAeA+
M9
TxFPGAeA-
P8
P9
GND
R15
R2
T1
T16
L5
N5
D12
F12
M6
1
E11
2
4
5
6
7.
69
9F98 C11
FF91 C9
FF93 C7
IF73 C9
IF75 E9
IF78 C13
FF90 B4
FF92 C9
FF94 C7
IF74 E9
IF76 C13
IF81 E12
7
8
9
7F90-2
+1V2-PLL
EP2C5F256C7N
Φ
BANK1
C3
IO_C3|ASDO
F4
E3
IF94
IO_F4|CSO_
IO_E3|LVDS7p
P1
E4
IF95
IO_P1|LVDS0p
IO_E4|LVDS7n
P2
D5
IO_P2|LVDS0n
IO_D5|LVDS8p
N1
E5
IO_N1|LVDS1p
IO_E5|LVDS8n
N2
C1
FF91
3F95
47R
IO_N2|LVDS1n
IO_C1|LVDS9p
L1
C2
FF92
3F98
47R
IO_L1|LVDS2p
IO_C2|LVDS9n
L2
L4
IO_L2|LVDS2n
IO_L4|PLL1_OUTp
K4
M4
IO_K4|LVDS3p
IO_M4|PLL1_OUTn
K5
F3
IO_K5|LVDS3n
IO_F3|VREFB1N0
K1
J4
IO_K1|LVDS4n
IO_J4|VREFB1N1
IF73
K2
L3
IO_K2|LVDS4p
IO_L3
3F93
FF93
E1
M1
100R
IO_E1|LVDS5p
IO_M1
3F94
FF94
E2
M2
100R
IO_E2|LVDS5n
IO_M2
D3
M3
IF93
IO_D3|LVDS6p
IO_M3
D4
P3
IO_D4|LVDS6n
IO_P3
7F90-3
EP2C5F256C7N
Φ
BANK2
C4
B9
IO_C4|LVDS10p
IO_B9|LVDS21p
IF74
C5
A9
IO_C5|LVDS10n
IO_A9|LVDS21n
IF75
G7
D10
+1V2-FPGA
IO_G7|LVDS11p
IO_D10|LVDS22p
G6
D11
IO_G6|LVDS11n
IO_D11|LVDS22n
F9
A10
IO_F9|LVDS12p
IO_A10|LVDS23p
F10
B10
IO_F10|LVDS12n
IO_B10|LVDS23n
E6
G11
IO_E6|LVDS13p
IO_G11|LVDS24p
F6
G10
+1V2-PLL
IO_F6|LVDS13n
IO_G10|LVDS24n
A3
A12
IO_A3|LVDS14p
IO_A12|LVDS25p
B3
B12
IO_B3|LVDS14n
IO_B12|LVDS25n
A4
A13
IO_A4|LVDS15p
IO_A13|LVDS26p
B4
B13
IO_B4|LVDS15n
IO_B13|LVDS26n
A5
C12
IO_A5|LVDS16p
IO_C12|LVDS27p
B5
C13
IO_B5|LVDS16n
IO_C13|LVDS27n
C6
A14
IO_C6|LVDS17p
IO_A14|LVDS28p
D6
B14
IO_D6|LVDS17n
IO_B14|LVDS28n
A6
D8
IO_A6|LVDS18p
IO_D8|VREFB2N1
B6
C11
IO_B6|LVDS18n
IO_C11|VREFB2N0
F8
A8
IO_F8|LVDS19p
IO_A8
F7
A11
IO_F7|LVDS19n
IO_A11
B7
B11
IO_B7|LVDS20p
IO_B11
A7
IO_A7|LVDS20n
7
8
9
IF82 E12
IF84 F13
IF86 F12
IF88 G12
IF90 B2
IF92 C2
IF83 E12
IF85 F13
IF87 G12
IF89 C4
IF91 B2
IF93 C7
10
11
12
7F90-4
EP2C5F256C7N
Φ
BANK3
DV-HS
D13
IO_D13|LVDS29p
IO_M16|LVDS38p
DV-FF_DE
C14
IO_C14|LVDS29n
IO_M15|LVDS38n
DV-B0_UART2-RX
9F96 RES
D16
IO_D16|LVDS30p
IO_N16|LVDS39p
DV-VS
D15
IO_D15|LVDS30n
IO_N15|LVDS39n
DV-B5_UV1
G13
SDA-SSB
IO_G13|LVDS31p
IO_P16|LVDS40p
DV-B4_UV0
G12
SCL-SSB
IO_G12|LVDS31n
IO_P15|LVDS40n
H11
SD1-CLK
+1V2-FPGA
IO_H11|LVDS32p
IO_N14|LVDS41p
J11
IO_J11|LVDS32n
IO_N13|LVDS41n
DV-B3_AUDIO-MUTE
9F97 RES
F16
IO_F16|LVDS33p
IO_M12|LVDS42p
DV-B2_DEBUG-BREAK
9F98
RES
F15
IO_F15|LVDS33n
IO_N12|LVDS42n
SD1-A9
DV-B6_Y0
G15
IO_G15|LVDS34p
IO_M14|VREFB3N1
SD1-DQ11
DV-B7_Y1
G16
IO_G16|LVDS34n
IO_H13|VREFB3N0
SD1-DQ12
DV-G2_UV4
J12
IO_J12|LVDS35p
IO_E14|PLL2_OUTp
SD1-A8
DV-G0_UV2
H12
IO_H12|LVDS35n
IO_D14|PLL2_OUTn
SD1-A4
DV-G4_UV6
K15
IO_K15|LVDS36p
DV-G3_UV5
K16
IO_K16|LVDS36n
DV-G5_UV7
L16
IO_L16|LVDS37p
DV-G6_UV8
L15
IO_L15|LVDS37n
7F90-5
EP2C5F256C7N
Φ
BANK4
M11
IO_M11|LVDS43p
IO_T7|LVDS54p
TxFPGAoD+
L11
+1V2-PLL
IO_L11|LVDS43n
IO_R7|LVDS54n
TxFPGAoD-
MP-LED5
T14
IO_T14|LVDS44p
IO_T5|LVDS55p
IF81
TxFPGAoE+
R14
IO_R14|LVDS44n
IO_R5|LVDS55n
TxFPGAoE-
MP-LED3
T13
IO_T13|LVDS45p
IO_T4|LVDS56p
+1V2-FPGA
MP-LED4
R13
IO_R13|LVDS45n
IO_R4|LVDS56n
MP-LED1
T12
IO_T12|LVDS46p
IO_P5|LVDS57p
TxFPGAoCLK+
MP-LED2
R12
IO_R12|LVDS46n
IO_P4|LVDS57n
IF82
TxFPGAoCLK-
P12
IO_P12|LVDS47p
IO_T3|LVDS58p
IF83
TxFPGAoC+
P13
IO_P13|LVDS47n
IO_R3|LVDS58n
TxFPGAoC-
K11
IO_K11|LVDS48p
IO_N9|LVDS59p
TxFPGAoB+
K10
+1V2-FPGA
IO_K10|LVDS48n
IO_N10|LVDS59n
TxFPGAoB-
CTRL2-FPGA
R10
IO_R10|LVDS49p
IO_L7|LVDS60p
TxFPGAoA+
CTRL1-FPGA
T10
IO_T10|LVDS49n
IO_L8|LVDS60n
TxFPGAoA-
L9
IO_L9|LVDS50p
IO_N11|VREFB4N0
L10
IO_L10|LVDS50n
IO_N8|VREFB4N1
CTRL3-FPGA
T11
IO_T11|LVDS51p
CTRL4-FPGA
R11
IO_R11|LVDS51n
IF86
T9
IO_T9|LVDS52p
R9
IO_R9|LVDS52n
SD1-DQ1
T8
IO_T8|LVDS53p
SD1-DQ2
R8
IO_R8|LVDS53n
7F90-7
EP2C5F256C7N
Φ
NC
B8
IF87
C15
IF88
C16
D1
D2
D7
D9
NC
NC
E13
E15
F13
F14
F5
G4
10
11
12
IF94 B9
IF96 B2
IF95 B9
13
14
B09D
A
B
M16
DV-R0_Y2
M15
DV-R1_Y3
N16
DV-R3_Y5
N15
DV-R4_Y6
P16
P15
IF76
N14
DV-R5_Y7
N13
DV-R6_Y8
M12
+1V2-PLL
N12
M14
DV-R2_Y4
C
H13
DV-G1_UV3
E14
DV-CLK-PLL
D14
IF78
E16
9F92 RES
DV-B1_UART2-TX
IO_E16
L14
DV-G7_UV9
IO_L14
P14
DV-R7_Y9
IO_P14
D
T7
SD1-DQ4
R7
SD1-DQ3
T5
SD1-DQ6
R5
SD1-DQ7
E
T4
SD1-DQ8
R4
SD1-WE
P5
SD1-A2
P4
SD1-A3
T3
SD1-CAS
R3
SD1-RAS
N9
9F93
DV-CLK-PLL
IF84
N10
L7
+1V2-FPGA
L8
N11
N8
L12
IO_L12
IF85
P11
F
IO_P11
T6
SD1-DQ5
IO_T6
G
H6
J10
+1V2-FPGA
J6
K13
K6
K7
K8
+1V2-FPGA
N3
SD1-A6
N4
SD1-A7
N6
SD1-A1
H
N7
SD1-A10
P6
SD1-A11
R6
SD1-A0
I_17501_074.eps
280708
13
14
Advertisement
Table of Contents
