Table of Contents
Advertisement
+12 V
M ain P latform
S S B
For the TCON block diagram, refer to figure
diagram.
LVDS
S p re a d
Input
S p e c tru m
R 1 A ~E
LV D S
R e c e iv er
R 1 C L K
R 2 A ~E
LV D S
R e c e iv er
R 2 C L K
Circuit Descriptions
LVDS
(10 bit)
Gamma
Reference
Voltage
+3.3 V
+1.8 V
+16 V
Power
Block
V
(+28 V)
GH
V
(-6 V)
GL
T C O N
Figure 7-20 TCON architecture
7-21 TCON block
S D R A M
1 6 bit
O P C
O D C
2
R O M
I
C
2
I
C
S lav e
M aster
E E P R O M
Figure 7-21 TCON block diagram
div. table
EEPROM
Timing
Controller
(TCON)
Control
Signals
T im in g C o n tro lle r IC
D a ta
P a th
B lo c k
(L in e
B u ffer)
D C A
Ve rtic a l & H o rizo n ta l
Tim in g g e n e ra tio n
H
/
s y n c
V
sync
S S
(S p re a d Spectrum C lo c k)
C L K
DE
back to
Q552.1L LA
7.
Mini - LVDS
Source Drive IC
TFT – LCD Panel
LC D P anel
18770_238_100127.eps
M ini-LVDS
Transmitter
M ini-LVDS
Transmitter
Gate D river
C trl S ign als
Source D river
C trl S ign als
18770_239_100127.eps
EN 57
100402
M in i-
LVDS
Output
RLV P /N
Right h alf
data
Control
Signal
Output
100127
2010-Dec-29
Advertisement
Table of Contents
