Table of Contents
Advertisement
www.ti.com
7
PCB Layout
Figure 9
to
Figure 11
NOTE: The silk screens for resistors R1 and R2 are flipped in
SBVU048 – March 2019
Submit Documentation Feedback
All manuals and user guides at all-guides.com
illustrate the PCB layout for this EVM.
Figure 9. Assembly Layer
Figure 10. Top Layer Routing
Copyright © 2019, Texas Instruments Incorporated
Figure
9.
TPS7A78EVM-011 Evaluation module
PCB Layout
11
Advertisement
Table of Contents
