National Instruments USB-621 Series User Manual page 97

Filter Setting
125 ns
6.425 μs
2.56 ms
Disabled
PFI Terminal
Filter Clock
(40 MHz)
Filtered Input
© National Instruments Corporation
Assume that an input terminal has been low for a long time. The input
terminal then changes from low to high, but glitches several times. When
the filter clock has sampled the signal high on N consecutive edges, the low
to high transition is propagated to the rest of the circuit. The value of N
depends on the filter setting; refer to Table 7-1.
Table 7-1. Filters
N (Filter Clocks
Needed to
Pass Signal)
5
257
~101,800
—
The filter setting for each input can be configured independently. On power
up, the filters are disabled. Figure 7-4 shows an example of a low to high
transition on an input that has its filter set to 125 ns (N = 5).
1 1 2 3 4
Enabling filters introduces jitter on the input signal. For the 125 ns and
6.425 μs filter settings, the jitter is up to 25 ns. On the 2.56 ms setting, the
jitter is up to 10.025 μs.
Refer to the KnowledgeBase document, Digital Filtering with M Series,
for more information about digital filters and counters. To access this
KnowledgeBase, go to
Pulse Width
Guaranteed to
Pass Filter
125 ns
6.425 μs
2.56 ms
—
1 2 3 4 5
Figure 7-4. Filter Example
and enter the info code
ni.com/info
7-5
Chapter 7
Pulse Width
Guaranteed to
Not Pass Filter
100 ns
6.400 μs
2.54 ms
—
Filtered input goes high
when terminal is sampled
high on five consecutive
filter clocks.
rddfms
NI USB-621x User Manual
PFI
.