Table of Contents
Advertisement
1
2
3
C1
C2
A
TO HDMI RX / ADV7850
TO 1C
B
C7
DSP1FLAG3
DSP_BUSY
DSP_ROM_WRITE
DSP1CLK
DSP1MISO
C
DSP1MOSI
DSP1RST
DSP1CS
DSP1FLAG0
DONGLE_ACTIVE
TO 7C
C6
DAC.PLDAERR.
DV_POWER1
D
DA_POWER2
DIR_RST.
DIR_CLK
DIR_DOUT
DIR_DIN
DIR_CE
AP_DA
AP_CK
AP_CS
JTAG_TDO
JTAG_TMS
E
JTAG_TDI
JTAG_TCK
TO 6C
C5
DAC_RST1
AP_DA
F
AP_CK
DAC_MS1
TO 5C
G
¡Ø OPTION TABLE
PU
PD
MODEL
R1524
R1525
NR1606/U1B
OPEN
0
NR1606/N1B
0
OPEN
NR1606/K1B
10K
10K
NR1606/FB
10K
22K
H
J
¡Ø OPTION TABLE
NR1606U
NR1606N/F/K
OPTION_A
USE
OPEN
Mz : FLASHER IN
2
3
1
K
K1001
MINI-JACK(PJ-308-02)
C1341
OPEN
R1452
100
D1094
LBAS16HT1G
C1342
4.7U-K-1608
C1343
OPEN
U1019
R94EV1A
Q1037
RT1P141C
D1095
BIR-BM1341W
L
C1344
4.7U-K-1608
R1455
1K
Z1001
C1345
OPEN
SHIELD COVER
R1456
1K
FLASHER_IN
R1467
100
OPTION_A
M
GND LINE
POWER+ LINE
POWER- LINE
ANALOG AUDIO
1
2
3
4
5
6
7B
TO ADV8003
TO 2C
E_POWER2
E_POWER3
E_POWER4
D5V_POWER
CEC_POWER
DV_POWER1
DV_POWER2
DA_POWER2
R1514
33
DIR_DIN
C1364
100N-K
R1515
33
DIR_CE
R1516
33
DIR_DOUT
R1517
33
DIR_CLK
DIR_RST.
HAINT0
DONGLE_ACTIVE
ADV7850_RST
R1519
33
TX_HINT
R1531
10k
TX_RST
R1520
10k
C1365
100N-K
R1521
33
SW1_HINT
SW1_RST
R1522
10k
R1518
33
SW2_HINT
SW2_RST
R1523
10k
TXEN
THER_PROTA
THER_PROTB
ES_DET
THER_PROTE
C1366
100N-K
HAINT1
CURRENT_DET
AMPSIG_DET
KEY3
KEY2
KEY1
MIC_DET.
H:DET
C1367
100N-K
C1368
100N-K
H/P_DET.
H:DET
R1468
4K7
DIGITAL AUDIO
TMDS SIGNAL
VIDEO SIGANL
COMPONENT (Y)
4
5
6
7
8
9
10
TO CPU LEVEL CHG
R1437
OPEN
1
3
2
4
7
8
9
10
110
11
12
13
C3
TO 3C
TO D.SUPPLY
TO B7
C1356
OPEN
R1488
Q1043
10K
2SD2114K
R1393
4K7
R1490
100K
R1394
4K7
R1492
2M2
5
6
7
8
R1505
220K
LBAS16HT1G
4
3
2
1
DSP_ROM_WRITE
CEC_POWER2
DA_POWER
DSP_BUSY
DSP1RST
DSP1FLAG0
R1498
OPEN
DSP1CS
R1496
33
DSP1CLK
DSP1MISO
R1495
33
DSP1MOSI
R1494
33
AVSCL
R1493
33
AVSDA
UB
C1359
100N-K
ADV8003_RST
R1489
10k
R1487
33
ADV8003_SPI_MO
R1486
10
ADV8003_SPI_CLK
ADV8003_SPI_MI
R1485
33
ADV8003_SPI_CS
CEC_IN
CEC_OUT
C1355
100N-K
C1354
100N-K
C1353
100N-K
R2182
AEXP_DATA
33*4(AR)
AEXP_CLK
AEXP_OE
AEXP_STB
PRE_Z2_MUTE
R1480
33
E_RESET
R1479
33
RC_OUT
R1478
0
E_SPI_REQ
R1477
33
E_SPI_MOEI
EMULATOR
R1457
4K7
R1458
4K7
R1459
10K
R1460
4K7
R1461
10K
R1462
4K7
R1463
4K7
R1464
4K7
N1021
OPEN
SCHEMATIC DIAGRAMS (06/26)
SCH06_CPU
11
12
13
14
15
16
1B
TO
CPU
A
NET PHY
TO B1
B
1A
CEC_COM
CEC_COM
H5VDET
HINSELC
HINSELB
C
HINSELA
HSCL
HSDA
SW1_HINT
SW1_RST
HPD8
HPD3
D1097
HPD2
HPD1
TO A1
TXEN
HAINT0
D
6A
HSCL
HSDA
SW2_HINT
SW2_RST
HPD5
HPD6
HPD7
HPD4
HAINT1
TO A6
E
C4
TX_HINT
TX_RST
HSCL
HSDA
TO 4C
F
G
H
J
K
L
M
14
15
16
Advertisement
Table of Contents
