Omega OMB-DAQBOARD-500 Series User Manual page 18

16-bit, 200-khz pci data acquisition boards
Table of Contents

Advertisement

68-Pin SCSI Type III Pinout
Standard 68-Pin SCSCI Type III, Socket (Female) Connector with Orb
Pin
Signal
1
DACLKIN/
CNTR1
See Pin 39
[Note
4]
2
ADCLKIN
See Pin 5
[Note 3]
3
ADTRGOUT/
TMR0
4
--
5
ADCLKIN
See Pin 2
[Note 3]
6
ADTRGIN
7
C6
8
C4
D
9
C2
I
10
C0
G
11
B6
I
12
B4
T
13
B2
A
14
B0
L
15
A6
16
A4
I
17
A2
O
18
A0
19
+5 VDC
20
ARET 1
[Note 2]
21
AOUT 1
[Note 2]
22
AOUT 0
[Note 2]
For Single Ended
ANALOG INPUTS
23
AIN 15
Ch. 15
24
AGND
Analog Ground
25
AIN 6
26
AIN 13
Ch. 13
27
AGND
Analog Ground
28
AIN 4
29
AGND
Analog Ground
30
AIN 3
31
AIN 10
Ch. 10
32
AGND
Analog Ground
33
AIN 1
34
AIN 8
Notes to this table appear on the following page.
2-2
Connections & Pinouts
Description / Comments
External DAC Clock In or
Counter 1. Rising or Falling
Edge Sensitive.
External ADC Clock In
Internal ADC Trigger Output/
Timer 0 Clock Output
Reserved
External ADC Clock In
ADC Trigger
TTL Level Digital I/O Ch. C6
TTL Level Digital I/O Ch. C4
TTL Level Digital I/O Ch. C2
TTL Level Digital I/O Ch. C0
TTL Level Digital I/O Ch. B6
TTL Level Digital I/O Ch. B4
TTL Level Digital I/O Ch. B2
TTL Level Digital I/O Ch. B0
TTL Level Digital I/O Ch. A6
TTL Level Digital I/O Ch. A4
TTL Level Digital I/O Ch. A2
TTL Level Digital I/O Ch. A0
Power
Analog Return 1
DAC1, Analog Out 1
DAC0, Analog Out 0
For Differential
Ch. 7 Lo (-)
Analog Ground
Ch. 6
Ch. 3 Hi (+)
Ch. 6 Lo (-)
Analog Ground
Ch. 4
Ch. 2 Hi (+)
Analog Ground
Ch. 3
Ch. 1 Lo (-)
Ch. 5 Hi (+)
Analog Ground
Ch. 1
Ch. 0 Lo (-)
Ch. 8
Ch. 4 Hi (+)
887293
Pin
Signal
35
DGND
Digital Ground
36
DGND
Digital Ground
37
ADCLKOUT/
Internal ADC Clock Output/
TMR1
Timer 1 Clock Output
38
DATRGIN
DAC0 External Gate
(Level Controlled), or
External Trigger (Edge Active).
39
DACLKIN/
External DAC Clock In, or
CNTR1
Counter 1. Rising or Falling
See Pin 1
[Note 4]
Edge Sensitive.
40
DGND
Digital Ground
41
C7
TTL Level Digital I/O Ch. C7
42
C5
TTL Level Digital I/O Ch. C5
43
C3
TTL Level Digital I/O Ch. C3
44
C1
TTL Level Digital I/O Ch. C1
45
B7
TTL Level Digital I/O Ch. B7
46
B5
TTL Level Digital I/O Ch. B5
47
B3
TTL Level Digital I/O Ch. B3
48
B1
TTL Level Digital I/O Ch. B1
49
A7
TTL Level Digital I/O Ch. A7
50
A5
TTL Level Digital I/O Ch. A5
51
A3
TTL Level Digital I/O Ch. A3
52
A1
TTL Level Digital I/O Ch. A1
53
DGND
Digital Ground
54
ARET 0
Analog Return 0
[Note 2]
55
AGND
Analog Ground
56
AGND
Analog Ground
For Single Ended
ANALOG INPUTS
57
AIN 7
Ch. 7
58
AIN 14
Ch. 14
59
AGND
Analog Ground
60
AIN 5
Ch. 5
61
AIN 12
Ch. 12
62
SGND
Signal Ground
63
AIN 11
Ch. 11
64
AGND
Analog Ground
65
AIN 2
Ch. 2
66
AIN 9
Ch. 9
67
AGND
Analog Ground
68
AIN 0
Ch. 0
Description / Comments
D
I
G
I
T
A
L
I
O
For Differential
Ch. 3 Lo (-)
Ch. 7 Hi (+)
Analog Ground
Ch. 2 Lo (-)
Ch. 6 Hi (+)
Signal Ground
Ch. 5 Lo (-)
Analog Ground
Ch. 1 Hi (+)
Ch. 4 Lo (-)
Analog Ground
Ch. 0 Hi (+)
DaqBoard/500 Series User's Manual

Advertisement

Table of Contents
loading

Table of Contents