Circuit Descriptions, Abbreviation List, And Ic Data Sheets - Philips 47PFL5403 Service Manual

Chassis lc8.2a la
Hide thumbs Also See for 47PFL5403:
Table of Contents

Advertisement

EN 96
9.
LC8.2A LA

9. Circuit Descriptions, Abbreviation List, and IC Data Sheets

Index of this chapter:
9.1 Introduction
9.2 LCD Power Supply
9.3 DC/DC converters
9.4 Front-End
9.5 Video Processing
9.6 Audio Processing
9.7 HDMI
9.8 Abbreviation List
9.9 IC Data Sheets
Notes:
Only new circuits (circuits that are not published recently)
are described.
Figures can deviate slightly from the actual situation, due
to different set executions.
For a good understanding of the following circuit
descriptions, please use the Wiring, Block (chapter 6) and
Circuit Diagrams (chapter 7). Where necessary, you will
find a separate drawing for clarification.
9.1
Introduction
The LC8.2A LA chassis (development name "LC08R") is a new
chassis using a Trident chipset. It covers screen sizes of 42",
47" and 52" with a new styling called "ME8".
SiI9185
Switch
Analogue inputs
Tuner
IF
SAW
Circuit Descriptions, Abbreviation List, and IC Data Sheets
DDR
32
SVP-WX69
SiI9125
Digital Colour Decoder
HDMI
MADI (4-field)
HD-DNM
1080P Through
IIS
Bolt-on module
Brasil
China
DTV Bolt-on
Figure 9-1 LC08R Architecture
Main key components are:
Trident WX69 video processor
SiL9125CTU HDMI processor
SiL9185ACTU HDMI switch
UV1316 tuner and TDA9886 demodulator
Additional (optional) DFI panel including CYCLONE II
FPGA (EP2C35F48C7N) (for 100 Hz 1080p applications).
In due time this DFI panel will be replaced by an on-board
Mediatek solution.
Main features are:
Video: Video processing is performed by the Trident video
processor SVP WX69 (item 7C01), which supports
- Digital Natural Motion for HD (HD DNM)
- MPEG Artifact Reduction
- 4-field Motion Adaptive De-Interlacing technology (MADI).
Audio: introducing BBE
intelligibility and music performance.
China: Support of Digital Multimedia Broadcast -
Terrestrial/Handheld (DMB-TH), the Chinese digital
television terrestrial/handheld broadcasting system
standard.
Refer to figure "LC08R Architecture" for details.
DDR
FPGA
2C5 FPGA
(optional)
(optional)
DFI
AmbiLight
FHD 100Hz
AmbiLight2
FLASH
8
Renesas uP
TV control
L/R
MSP4450L
TDA8932T
Class D
SPDIF
®
technology for increased speech
DDR
32
32
Matrix
Matrix
HD@50Hz
HD@50Hz
FHD@50Hz
FHD@50Hz
FHD@100Hz
FHD@100Hz
DFI Bolt-on
I_17760_050.eps
040308

Advertisement

Table of Contents
loading

This manual is also suitable for:

52pfl7403

Table of Contents