Table of Contents
Advertisement
CSX-V58MP
3-5. BLOCK DIAGRAM — MAIN SECTION —
CD
C
SECTION
(Page 20)
MPEG
G
SECTION
(Page 21)
MPEG
E
SECTION
(Page 21)
CD
D
SECTION
(Page 20)
MPEG
F
SECTION
(Page 21)
DISC IN
LD501
X PAUSE
LD502
(CD INDICATOR)
LD507
X PAUSE
LD508
Z EJECT
AUDIO AMP
IC101
L-CH
2
1
R-CH
6
7
D801
A MUTE
BU CHECK
CD ON
MECHA ON
47
SELF SW
45
SELF_SW
17
MSC
P_MCLK
MSI
15
P_MSI
MSO
16
P_MSO
MSRQ
6
P_MSRQ
MCS
8
P_MCS
SYS RESET
7
P_SYS_RESET
+8.5V
(LED)
LD506
LED DRIVER
CD
2
CDDA_LED
Q501
LD504
VCD
12
VCD_IN_LED
LD505
MP3_IN_LED
MP3
13
LD503
14
CD_IN_LED
11
PAUSE_ON_LED
S801
NTSC/PAL
SELECT
49
PAL/NTSC
NTSC
PAL
30
EJECT/PAUSE
S511
S512
X PAUSE
Z EJECT
43
KEY_ACK
PJ102
31
TEST
parking
brake
32
P_PARK
D805
MUTE
Q103,203
D802
MUTE DRIVE
+B
Q801,802
INITIAL
MUTE
AUDIO+3.3V
Q991,993,994
A+3.3V
D+3.3V
ILL_ON
48
+5V
MASTER
CONTROL
B/U+3.3V
MASTER
CONTROL
IC801
VIDEO+5V
BU_IN
46
X1
41
X801
8.38MHz
RESET
X2
40
IC802
OUT
IN
1
2
+4.9V
BUS INTERFACE
UNI_DATA_CHK
21
DATA IN
UNI_SO
19
9
DATA
OUT
UNI_SI
18
10
CLK
OUT
UNI_CKI
20
11
RESET
RESET
36
8
BUS ON
BUS_ON
44
13
LINK_OFF
22
BUS_ON OUT
TP17
1
(TEST)
Q301
22
22
PJ101 (2/2)
-1
L
BUS AUDIO OUT
-2
R
+B
+8.5V
+8.5V REG
(AMP)
Q985-987
D985
+3.3V REG
+6V REG
+8.5V REG
Q981
Q982-984
IC991
OVERLOAD
PROTECT
+8.5V
+8.5V REG
(LED)
Q975-977
IC971
+3.3V
3
2
REG
D921
D924
D306
+5.6V REG
Q921
D304
B/U CHECK
Q962,963
HIGH VOLTAGE
DETECT
L921
Q961
MF101
5A
IC803
7
+B
BUS DATA
DATA
5
6
BUS CLK
CLK
4
4
BUS CONTROL
BUS RESET
2
RST
7
BUS_ON IN
BUS_ON
6
2
LINK OFF
12
GND
8
SW
VCC
14
Signal path
: CD AUDIO
CN101
OUT
Advertisement
Table of Contents
