I 2 C Slave Requirements And Characteristics; Spi Master Characteristics - Texas Instruments TPS65981 Manual

Usb type-c and usb pd controller, power switch, and high speed multiplexer
Hide thumbs Also See for TPS65981:
Table of Contents

Advertisement

www.ti.com
2
I
C Slave Requirements and Characteristics (continued)
Recommended operating conditions; T
PARAMETER
2
TLOW
I
C clock low time
2
TSUDAT
I
C serial data setup time
2
THDDAT
I
C serial data hold time
2
TVDDAT
I
C valid data time
2
TVDACK
I
C valid data time of ACK condition
2
TOCF
I
C output fall time
2
TBUF
I
C bus free time between stop and start
2
TSTS
I
C start or repeated start-condition setup time
2
TSTH
I
C start or repeated start-condition hold time
2
TSPS
I
C stop condition setup time
SDA AND SCL FAST MODE CHARACTERISTICS
2
FSCL
I
C clock frequency
2
THIGH
I
C clock high time
2
TLOW
I
C clock low time
2
TSUDAT
I
C serial data setup time
2
THDDAT
I
C serial data hold time
2
TVDDAT
I
C valid data time
2
TVDACK
I
C valid data time of ACK condition
2
TOCF
I
C output fall time
2
TBUF
I
C bus free time between stop and start
2
TSTS
I
C start or repeated start-condition setup time
2
TSTH
I
C start or repeated start-condition hold time
2
TSPS
I
C stop condition setup time

7.21 SPI Master Characteristics

Recommended operating conditions; T
PARAMETER
FSPI
Frequency of SPI_CLK
TPER
Period of SPI_CLK (1/F_SPI)
TWHI
SPI_CLK high width
TWLO
SPI_CLK low width
TDACT
SPI_SZZ falling to SPI_CLK rising delay time
TDINACT
SPI_CLK falling to SPI_SSZ rising delay time
TDMOSI
SPI_CLK falling to SPI_MOSI Valid delay time
TSUMISO
SPI_MISO valid to SPI_CLK falling setup time
THDMSIO
SPI_CLK falling to SPI_MISO invalid hold time
TRSPI
SPI_SSZ/CLK/MOSI rise time
TFSPI
SPI_SSZ/CLK/MOSI fall time
Copyright © 2016, Texas Instruments Incorporated
= –40°C to +105°C unless otherwise noted
A
SCL low to SDA output valid
ACK signal from SCL low to SDA
(out) low
10-pF to 400-pF bus
SCL low to SDA output valid
ACK signal from SCL low to SDA
(out) low
10-pF to 400-pF bus, VDD = 3.3 V
10-pF to 400-pF bus, VDD = 1.8 V
= –40°C to +105°C unless otherwise noted
A
10% to 90%, C
LDO_3V3 = 3.3 V
90% to 10%, C
LDO_3V3 = 3.3 V
Product Folder Links:
SLVSDC2B – FEBRUARY 2016 – REVISED AUGUST 2016
TEST CONDITIONS
TEST CONDITIONS
= 5 pF to 50 pF,
L
= 5 pF to 50 pF,
L
Submit Documentation Feedback
TPS65981
TPS65981
MIN
TYP
MAX
UNIT
4.7
μs
250
ns
0
ns
3.4
μs
3.4
μs
250
ns
4.7
μs
4.7
μs
4
μs
4
μs
0
400
kHz
0.6
μs
1.3
μs
100
ns
0
ns
0.9
μs
0.9
μs
12
250
ns
6.5
250
1.3
μs
0.6
μs
0.6
μs
0.6
μs
MIN
TYP
MAX
UNIT
11.82
12
12.18
MHz
82.1
83.33
84.6
ns
30
ns
30
ns
30
50
ns
160
180
ns
–5
5
ns
21
ns
0
ns
0.1
8
ns
0.1
8
ns
21

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tps65981abtrtqtTps65981abtrtqr

Table of Contents