Analog-To-Digital Converter (Adc) Characteristics; Input-Output (I/O) Requirements And Characteristics - Texas Instruments TPS65981 Manual

Usb type-c and usb pd controller, power switch, and high speed multiplexer
Hide thumbs Also See for TPS65981:
Table of Contents

Advertisement

www.ti.com

7.18 Analog-to-Digital Converter (ADC) Characteristics

Recommended operating conditions; T
PARAMETER
RES_ADC
ADC current
F_ADC
ADC clock frequency
T_ENA
ADC enable time
T_SAMPLEA
ADC input sample time
T_CONVERTA
ADC conversion time
T_INTA
ADC interrupt time
LSB
Least significant bit
DNL
Differential non-linearity
INL
Integral non-linearity
Gain error (divider)
GAIN_ERR
Gain error (no divider)
VOS_ERR
Buffer offset error
THERM_ACC
Thermal sense accuracy
THERM_GAIN
Thermal slope
THERM_V0
Zero degree voltage

7.19 Input-Output (I/O) Requirements and Characteristics

Recommended operating conditions; T
PARAMETER
SPI
SPI_VIH
High-level input voltage
SPI_VIL
Low-level input voltage
SPI_HYS
Input hysteresis voltage
SPI_ILKG
Leakage current
SPI_VOH
SPI output-high voltage
SPI_VOL
SPI output-low voltage
SWDIO
SWDIO_VIH
High-level input voltage
SWDIO_VIL
Low-level input voltage
SWDIO_HYS
Input hysteresis voltage
SWDIO_ILKG
Leakage current
SWDIO_VOH
Output high voltage
SWDIO_VOL
Output low voltage
SWDIO_RPU
Pull-up resistance
SWDIO_TOS
SWDIO output skew to falling edge SWDCLK
Input setup time required between SWDIO and rising
SWDIO_TIS
edge of SWCLK
Input hold time required between SWDIO and rising edge
SWDIO_TIH
of SWCLK
SWDCLK
SWDCL_VIH
High-level input voltage
SWDCL_VIL
Low-level input voltage
SWDCL_THI
SWDIOCLK HIGH period
SWDCL_TLO
SWDIOCLK LOW period
SWDCL_HYS
Input hysteresis voltage
Copyright © 2016, Texas Instruments Incorporated
= –40°C to +105°C unless otherwise noted
A
= –40°C to +105°C unless otherwise noted
A
LDO_3V3 = 3.3 V
LDO_3V3 = 3.3 V
LDO_3V3 = 3.3 V
Output is Hi-Z, V
I
= –8 mA, LDO_3V3=3.3 V
O
I
= –15 mA, LDO_3V3=3.3 V
O
I
= 10 mA
O
I
= 20 mA
O
LDO_3V3 = 3.3 V
LDO_3V3 = 3.3 V
LDO_3V3 = 3.3 V
Output is Hi-Z, V
I
= –8 mA, LDO_3V3 = 3.3 V
O
I
= –15 mA, LDO_3V3 = 3.3 V
O
I
= 10 mA
O
I
= 20 mA
O
LDO_3V3 = 3.3 V
LDO_3V3 = 3.3 V
LDO_3V3 = 3.3 V
Product Folder Links:
SLVSDC2B – FEBRUARY 2016 – REVISED AUGUST 2016
TEST CONDITIONS
TEST CONDITIONS
= 0 to LDO_3V3
IN
= 0 to LDO_3V3
IN
Submit Documentation Feedback
TPS65981
TPS65981
MIN
TYP
MAX
UNIT
10
bits
1.477
1.5
1.523
MHz
42.14
43
43.86
μs
10.5
10.67
10.9
μs
7.88
8
8.12
μs
1.31
1.33
1.45
μs
1.152
1.17
1.188
mV
–0.65
0.65
LSB
–1.2
1.2
LSB
–1.5%
1.5%
–1
1
–10
10
mV
–8
8
°C
3.095
mV/°C
0.823
V
MIN
TYP
MAX
UNIT
2
V
0.8
V
0.2
V
–1
1
μA
2.9
V
2.5
0.4
V
0.8
2
V
0.8
V
0.2
V
–1
1
μA
2.9
V
2.5
0.4
V
0.8
2.8
4
5.2
–5
5
ns
6
ns
1
ns
2
V
0.8
V
0.05
500
μs
0.05
500
μs
0.2
V
19

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tps65981abtrtqtTps65981abtrtqr

Table of Contents