Init Led; Done Led; Program Switch; Configuration Address And Mode Dip Switches - Xilinx ML405 User Manual

Evaluation platform
Hide thumbs Also See for ML405:
Table of Contents

Advertisement

Chapter 1: ML405 Evaluation Platform

28. INIT LED

The INIT LED lights upon power-up to indicate that the FPGA has successfully powered
up and completed its internal power-on process.

29. DONE LED

The DONE LED indicates the status of the DONE pin on the FPGA. It illuminates when the
FPGA is successfully configured.

30. Program Switch

This switch grounds the FPGA's Program pin when pressed and clears the FPGA.

31. Configuration Address and Mode DIP Switches

This 6-position DIP switch controls the configuration address and FPGA configuration
mode.
The three leftmost switches choose one of eight possible configuration addresses. It
provides the System ACE controller and the CPLD the possibility of using up to eight
different configuration images as set by these three switches. The Platform Flash memory
supports up to four different images.
The three rightmost DIP switches set the FPGA configuration mode pins M2, M1, and M0
as shown in
Table 1-15: Configuration Mode DIP Switch Settings

32. Encryption Key Battery

An onboard battery holder is connected to the VBATT pin of the FPGA to hold the
encryption key for the FPGA. Use a 12-mm lithium coin battery (3V), such as Panasonic
part numbers BR1216, CR1216, and BR1225, or any other appropriate 12-mm lithium coin
battery (3V).

33. Configuration Source Selector Switch

The configuration source selector switch (SW12) selects between System ACE CF, Platform
Flash, and linear flash/CPLD methods of programming the FPGA. Whichever method is
selected to program the FPGA, make sure the FPGA configuration mode switches are set
appropriately for the desired method of configuration. The PC4 connector allows JTAG
download and debug of the board regardless of the setting of the configuration source
selector switch.
28
Table
1-15.
M2
M1
M0
0
0
0
Master Serial
1
1
1
Slave Serial
0
1
1
Master Parallel (SelectMAP)
1
1
0
Slave Parallel (SelectMAP)
1
0
1
JTAG
www.xilinx.com
Mode
ML405 Evaluation Platform
UG210 (v1.5.1) March 10, 2008
R

Advertisement

Table of Contents
loading

Table of Contents