Cpu/Mda System Block Diagram - JVC GR-AX947UM Charts And Diagrams

Hide thumbs Also See for GR-AX947UM:
Table of Contents

Advertisement

4.27

CPU/MDA SYSTEM BLOCK DIAGRAM

0 1
MAIN (CPU)
IC103
1
28
CE
(RTC)
3
175
SIO
2
1
SCLK
7
OSCIN
6
5
OSCOUT
X102
32.768KHz
IC102
(EEPROM)
6
SCK
2
SO
R154
5
176
SI
1
32
CS
Q101,Q102
116
FROM REG
BATTERY
UNREG
CHECK
120
10
TO VTR ASP
SCK3
9
TG/CDS
SO3
TO
TO
4
SCK3
F/Z/I/MDA
F/Z/I/MDA
SO3
33
V_ASP_CS
TO VTR ASP
V_FF
SCK3
TO
SO3
DSP
34
V_DSP_CS
79
V_PULSE
73
TO
V_FF
74
DSP
V_OVL_A
75
V_OVL_B
16
IRIS O/C
59
IRIS PWM
FROM/TO
41
LENS CS
DSP
4
DSP REST
F/Z/I/MDA
26
LENS CLK
125
LCD/CVF
HALL A/D
96
VD H
FROM
CN7
122
DEW_SENSOR
DEW SENS
11
3
CN13
46
TRIG_SW
9
FROM
115
PHOTO_SW
3
ZOOM UNIT
130
ZOOM_SW
1
71
X101
MAIN SYSTEM
SENSOR
CLOCK
70
(16MHz)
CN2
ROTARY
106
11
ENCODER
107
10
108
12
CASS SW
45
9
REC SAFE SW
92
14
TU_SENS
53
6
2
SUP SENS
54
8
STR SENS
118
2
END SENS
119
1
TOP OPE UNIT
EJECT SW
CN18
93
5
CN25
EJECT_SW
14
PB_CTL
27
JIG_CONN.
(VTR ASP)
1
IC3501
CTL HEAD
CN7
CTL_HED+
40
37
A/C
6
CTL
CTL_HED-
41
35
83
HEAD
7
AMP
A
B
(M. MDA)
IC101(CPU)
IC1601 DRUM
RTC CS
AL SI
22
19
DRUM CLK
CONTROL
AL CLK
27
14
FORWARD
DRUM ON
C1613
42
58
6
DRUM REF
V
+
CC
-
AL SO
EEPROM CS
D_PWR_ON
113
26
DRUM PG
BATT
27
109
DRUM FG
SCK3
SO3
C1602
10
REFERENCE
V_ASP_CS
VOLTAGE
35
V_DSP_CS
34
-
+
V_PULSE
V_FF
V_OVL_A
V_OVL_BCD
111
25
CAP_FG
IRIS O/C
24
IRIS PWM
R1610
LENS MDA CS
DSP RST
R1609
LENS MDA CLK
HOLE
C1628
C1611
VD
90
CVM DET
84
LOAD F
80
DEW SENS
LOAD R
TRIG
SW
PHOTO_SW
ZOOM SW
X1
X2
CAM_SW_A
CAM_SW_B
CAM_SW_C
CAS_SW
REC_SAFE_SW
TUPSENS
SUPSENS
START SENS
EN SENS
EJECT SW
57
CAP REF
REG_3.2V
R1611
FROM REG
R1617
38
REC CTL
CAP STOP
R1613
42
CAP FR
R1618
C
D
ROTOR POSI
3
POSITION
DET
START UP
TIMMING
SWITCHING
CONTROL
DET
59
C1617
C1619
/STOP
61
OUTPUT
C1618
DRIVE
63
5
48
+
-
R1602
UPPER/LOWER
SATURATION
PREVENTION
2
R1601
31
R1608
R1607
30
C1610
-
-
+
+
C1609
PG AMP
FG AMP
R1605
29
R1606
28
C1607
C1608
-
33
+
WAVEFORM
32
SYNTHEZING
IC1601
CAPSTAN & DRUM
DRUM MOTOR
IC1601
UNDER LIMIT
DET
CAPSTAN
UPPER VCE
DET
UPPER VCE
DET
CAPSTAN
UNDER
LIMIT
DET
LOGARITHMIC
REVERS CONVERSION
DRIVE
&
AMP
DIFFERENTIAL
DISTRIBUTION
+
-
DIFFERENTIAL
DISTRIBUTION
&
SYNTHES
TORQE RIPPLE
(MATRIX)
COMPENSATION
VB
CONTROL AMP
40
+
FOR WARD
39
+
-
REVERSE
+
SELECTION
R1612
-
41
V
REF
36
4-57
4-58
E
CN1
7
CENTER
1
D COIL U
D COIL U
2
3
D COIL V
4
D COIL V
5
D COIL W
6
D COIL W
CN1
D PG-
10
8
D FG-
CN4
8
L FWD
58
LOAD FWD
1
AMP
DECODER
9
L REV
55
DIFF
2
LOAD REV
AMP
VB
56
VOLTAGE
17
UNREG
CONTROL
IC1601 LOADING
DRM PWR
REG 3.2V
DRM CTL
M UNREG
REG 3.2V
IC1602
R1626
3
R1624
4
+
Q1601
R1621
UNREG
-
1
R1627
R1625
R1622
CAP PWR
CAP CTL
CN3
DRUM MOTOR
C FG+
SHORT CIRCUIT
16
DET
16
SW REG
DRIV
FROM REG
21
MTR_OSC
SW REG
18
DRIV
38
C1612
CAPSTAN
SHORT CIRCUIT
PROTECTION DET
43
C COIL U
13
54
C COIL U
14
C1615
C1616
C COIL V
11
53
12
C COIL V
C1614
8
C COIL W
52
9
C COIL W
V
REF
44
HG U+
+
4
45
-
HG U-
7
HALL
49
+
HG V+
INPUT
HG
2
46
AMP
-
1
HG V-
50
+
3
HG W+
51
HG W-
-
10
R1615
HG BS+
5
HG BS-
6
REG_3.2V
R1616
F
G
(Sanwa)-M2A6B2/M2A6C3 GR-AX770UC/AX970U
DRUM MOTOR
M
LOADING MOTOR
M
(REG)
Q6401
DRUM
POWER CTL
F6002
F6001
ADP DC
Q6501
CAPSTAN
POWER CTL
CAPSTAN MOTOR
M
H

Advertisement

Table of Contents
loading

Table of Contents