Btr (16-Bit Data Specified Bit Reset) - Panasonic FP7 Series Additional Functions Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

3.6 BTR (16-bit Data Specified Bit Reset)

 Instruction format
R0
 Operation unit (●: Available)
Operation unit
i
 List of operands
Operand
Description
D
Device address of target data
Bit number (device address or constant) (Settable range: 0 to 15)
n
 Available devices (●: Available)
Operand
WX WY WR WL WS SD DT
D
n
Only 16-bit deivces, 32-bit devices, and integer constants can be modified. (Real number constants and character
*1:
constants cannot be specified.)
 Outline of operation
Turns OFF (0) the [n]th bit in the area specified by [D] according to the operation unit of [i].
Other bits except the bit specified by [D] do not change.
Specify [n] within the range of U0 to U15.
 Processing
Example 1) Specifying a constant for the bit number
D: DT0, n: U4
Bit
F
DT0
0
Bit
F
DT0
0
BTR.US
i
bit
US
16-bit device
LD
UM
● ●
● ●
E D C B A 9
1
0
1
1
0
0
E D C B A 9
1
0
1
1
0
0
3.6 BTR (16-bit Data Specified Bit Reset)
DT1
U7
D
n
SS
UL
32-bit device
TS
TE
WI
WO
CS
CE
8
7
6
5
4
0
0
1
1
1
8
7
6
5
4
0
0
1
1
0
SL
SF
Real
Integer
number
IX
K
U
H
SF DF
● ●
3
2
1
0
0
0
0
0
3
2
1
0
0
0
0
0
DF
String
Index
modifier
*1
" "
3-11

Advertisement

Table of Contents
loading

Table of Contents