Denon DVD-3800 Service Manual page 32

QQ
3 7 63 1515 0
Pin No. Pin Name
16, 26, 73, 74,
89, 117, 132,
VDDIO
135, 182, 189,
194
22~25, 27~32 Green_Y[9:0]
34~39, 42~45 Red_Cr[9:0]
46 VidOutClk
48 BypPLLClk48M
49 Clk48M
52 ExtRefSel
57~60, 62~65,
MemAddr[12:0]
67~70, 188
75
76
77
78
80~84, 86~88,
91, 92, 94~98,
109, 110~113,
MemData[31:0]
115, 116, 119,
120, 122~125,
127~130
90 PuPdDis
101 MemClk
108 BypPLLMemClk
133 ExtRefXtalIn
134 ExtRefXtalOut
136~143 VidlnData[9:2]
145 VidlnClk
TE
L 13942296513
147 HostWr_SCL
148 HostRd_SDA
149 HostCS
151~158 HostAddr[7:0]
159 HostMode
161 HostClk
163~166, HostData[15:8]
169~172 (VidInData[19:2])
174 HostData[7](VS) InOut 186-Compatible Data when HostMode=0. Vertical sync input when HostMode=1.
175 HostData[6](HS) InOut 186-Compatible Data when HostMode=0. Horizontal sync input when HostMode=1.
176~181 HostData[5:0]
184 Det32PD
185 Det22PD
186 DetVideo
187 DeintDone
191 SDOut
192 WSOut
193 SCKOut
195
196
197
200
201, 202 Test[1:0]
203 BypPLLClk54_72M
204 Clk54_72M
207
www
208
.
http://www.xiaoyu163.com
I/O
Pwr 3.3V I/O Power.
Out Green Data (RGB output mode); Y Data (YCrCb output mode)
Out Red Data (RGB output mode); Cr Data (YCrCb output mode)
Out Video Output Clock, 36, 27 or 24 MHZ
In Bypass PLL for Clk48M.
InOut 48 MHz Clock.
In External APLL Reference Select.
InOut SDRAM Address when an output. Configuration at reset when an input.
RAS Out SDRAM Row Address Strobe.
CAS Out SDRAM Column Address Strobe.
WE Out SDRAM Write Enable.
DQM Out SDRAM Data Mask.
InOut SDRAM Data.
In Internal pullup and pulldown disable test function.
InOut SDRAM Clock.
In Bypass PLL for MemClk.
In External APLL Reference Crystal/oscillator Input.
Out External APLL Reference Crystal Output.
In Multiplexed Video Input Data; Y Video Input Data.
In Video Input Clock, 27.0 MHz
In 186-Compatible Write when HostMode=0. Serial Clock when HostMode=1.
InOut 186-Compatible Read when HostMode=0. Serial Data when HostMode=1.
186-Compatible Chip Select when HostMode=0.
In
When HostMode=1, must be tied to VDD or pulled up to VDD.
In 186-Compatible Address when HostMode=0. No connect when HostMode=1.
In Serial Host Interface when HostMode=1. 186-compatible host interface when HostMode=0.
InOut 186-Compatible Clock when HostMode=0. No connect when HostMode=1.
InOut 186-Compatible Data when HostMode=0. Chroma video input data when HostMode=1.
InOut 186-Compatible Data when HostMode=0. No connect when HostMode=1.
Out 3:2 Pulldown Sequence Detected.
Out 2:2 Pulldown Sequence Detected.
Out Interlaced Video Sequence Detected.
Out Deinterlace processing complete for current field period.
Out Serial Digital Audio Output Data.
Out Serial Digital Audio Output Word Select.
Out Serial Digital Audio Output Clock.
SDIn In Serial Digital Audio Input Data.
WSIn In Serial Digital Audio Input Word Select.
SCKIn In Serial Digital Audio Input Clock.
Reset In Hardware Reset.
In Production hardware test support.
In Bypass PLL for Clk54_72M.
InOut 54 or 72 MHz Clock.
ARTN Pwr Analog Return for PLLs.
AVDD Pwr 1.8V Analog Power for PLL.
x ao
y
i
http://www.xiaoyu163.com
8
Function
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
1 5 0 5 8 2 9 9 4
m
co
DVD-3800
9 9
2 8 9 9
32