Digital Block Diagram - Panasonic DMR-E75VP Service Manual

Hide thumbs Also See for DMR-E75VP:
Table of Contents

Advertisement

DMR-E75VP

21.7. Digital Block Diagram

IC3401
(VAD CON)
ADYOUT4
ADYOUT3
ADYOUT2
ADC
ADYOUT1
P7402
P9001
V YIN DM
Y1
11
ADYOUT0
2
ANALOG
VIDEO
BLOCK
ADCOUT4
SECTION
P7402
P9001
CPN CIN DM
C1
ADCOUT3
19
1
ADCOUT2
ADC
ADCOUT1
ADCOUT0
27MHz IN
IC3406
(CLOCK GENERATOR)
27MHz
BUF OUT2
13
27MHz
BUF IN
16
X3401
(27MHz)
27MHz
BUF OUT1
14
54MHz
CLK54M
24
IC4402
(AUDIO 2CH DAC)
P7402
P9001
MIXLOUT DM
7
VOUTL
62
DATA
P7402
P9001
MIXROUT DM
8
VOUTR
58
IECOUT
P7402
P9001
72
ANALOG
AUDIO
BLOCK
SECTION
IC4406
(AUDIO ADC)
P7402
P9001
AADC L
1
50
P7402
P9001
AADC R
2
48
IC6702
DATA
STRAGE
(NAND FROM)
Mini boot
Firm ware
Model information
U/H/F Error
Laser hour
P.C.B. Name
Circuit Name
Ref.No.
Glue Net
Ref.No.6700,9000 SERIES
Main P.C.B.connect circuit
P9001
Digital
AV ENC / RTSC
Ref.No.3400 SERIES
P.C.B.
AVDEC / MAIN CPU
Ref.No.6000,50000 SERIES
Audio I/O
Ref.No.4400 SERIES
Sub Power Supply
Ref.No.1500 SERIES
Main Net
Ref.No.7400 SERIES
Main
Digital P.C.B.connect circuit
P7402
P.C.B.
Video I/O
Ref.No.3000,3900,4900 SERIES
Audio Main
Ref.No.4000 SERIES
Timer
Ref.No.7500,7600 SERIES
IC3402
16bit/256M
SDRAM
T
C
IC3404
1
(AV ENC / RTSC)
Y4
SDRAM
73
316
YIN4
Y3
I/F
72
315
YIN3
Y2
71
314
YIN2
Y1
69
313
YIN1
Y0
68
312
YIN0
3D
FRAME
TBC
Y/C
SYNCHRO.
C4
67
322
CIN4
C DEC
C3
66
321
CIN3
C2
64
320
CIN2
C1
63
319
CIN1
C0
62
318
CIN0
CLAMP
310
78
GCP
PULSE
CLK27I
CLK27O
57
293
306
1DA DATA
2
IC6001
(AV DEC / MAIN CPU)
171
290
IC6701
PCLK
VCLK
(GLUE)
131
EDAD
256
ADOUT3
Audio EE Delay
262 IECOUT
MP3 Playback
VINL
130
AD IN2
DOUT
12
VINR
EE DATA
ADOUT1
134
263
ADIN
T
C
13
T
1
C
/
14
2
1
TC
10
/
2
IC50001
IC3408
32bit/64M
SDRAM
T
C
2
SDRAM
I/F
27MHz
384fs
VIDEO
STREAM
LOCAL
ENC
PS I/F
ENC
AUDIO
HOST
CSS
ST0
ST7
APPROVAL
ENC
I/F
T
C
178
11
1
/
2
DATA(MSD16
TC
4
TC
5
TC
6
R656ENC
CSS
CPRM
CPPM
AV-DEC
POST
OSD
NTSC/PAL
MCP10
PROS
ENCODER
AUDIO
WMDET
HOST
SDRAM I/F
I/F
32bit MAIN CPU
T
C
15
1
/
2
DATA / ADDRESS BUS LINE
TC
11
-1/2
/
TC
13
-1/2
/
TC
16
T
C
9
DATA/ADDRESS BUS LINE
T
C
T
T
17
C
C
7
8
WORKING
MEMORY
TC
16
BUFFER
16bit/128M-
16bit/64M
16bit/64M
SDRAM
SDRAM
SDRAM
IC50002
IC6004
IC6005
74
IDE
TC
3
I/F
RTSC
MICON
I/F
MSD31)/ADDRESS BUS LINE(MSA1
MSA7)
T
C
12
R656DEC
Q50004
DAC4
195
BUFFER
Q50005
DAC5
196
BUFFER
Q50001
DAC1
187
BUFFER
Q50002
DAC2
190
BUFFER
Q50003
DAC3
191
BUFFER
<Booting process for Digital PCB>
1."LOADER" is booted.
2.Search miniboot program at "DATA STRAGE"
by loader and download it to "WORKING MEMORY".
3.Search main program at "DATA STRAGE" by
miniboot and download it to "WORKING MEMORY".
4."MAIN CPU" is controled by Downloaded main
program at "WORKING MEMORY".
#Loader:Load booting and miniboot program.
Miniboot:Load main program and updata firmwave.
SA0-SA25 ADDRESS BUS LINE
TC
12
/
TC 14
-1/2
/
TC 15
-1/2
/
TC
17
/
TC 18
-1/2
SD16-SD31 DATA BUS LINE
T
C
18
1
/
2
LOADER
IC6003
D
V
D
R
A
M
D
R
I
V
E
VIDEO EE SIGNAL
AUDIO EE SIGNAL
:REC SIGNAL
:PB SIGNAL
Y OUT DM
P9001
P7402
22
C OUT DM
P9001
P7402
18
TO ANALOG
GPY OUT DM
P9001
P7402
VIDEO
26
BLOCK SECTION
BPB OUT DM
P9001
P7402
30
RPR OUT DM
P9001
P7402
34
DMR-E75VP
Digital Block Diagram

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents