Table of Contents
Advertisement
RX MID CHANNELS
GSM: CH 62 -- 947,4 MHz
EGSM: CH 37 -- 942,4Mhz
A100
DCS: CH 700 -- 1842,8MHz
-5V
5
1
RX_EN
VB
Q110
TX_EN
VA
2
4
VA
1
FL470
J300
900-1900MHz
U100
6
3
5
1
1
2
1
5
3
3, 4
2
4
VB
TX FRQ. RANGE
EGSM: 880-915Mhz
DCS: 1710-1785MHz
REG_B+
B+
C
C
B
Q370
7
U350 PAC
RF_IN
DET
2
PAC_EN
SAT.
4, 14
10
12
9
GSM_TX_VCO
DCS_TX_VCO
GSM / DCS SELECT CIRCUIT
RX_DCS_*GSM
-5V
PAC_EN
GSM
RF_V2
RVCO_250
2
FL480
2,5,6
10
3
925-960MHz
4
U432
FRONTEND IC
1805-1880MHz
7
5
2
16
24
FL472
DCS
RX_EN
DCS_SEL
RX VCO MID CHANNELS
GSM: CH 62 -- 1347,4 MHz
B+
EGSM: CH 37 -- 1342,4Mhz
DCS: CH 700 -- 1442,8MHz
RX VCO FRQ. RANGE
TX_EN
Q333
EGSM: 1325 - 1360Mhz
DCS: 1405 - 1480MHz
5
RF_V2
B
C
B
Q331
Q330
CR320
C
C
B
Q320
TX VCO FRQ. RANGE
EGSM: 880-915Mhz
DCS: 1710-1785MHz
1, 3
TX VCO MID CHANNELS
GSM: CH 62 -- 902,4MHz
EGSM: CH 37 -- 897,4Mhz
DCS: CH 700 -- 1747,8MHz
11
DET_SW
AOC_DRIVE
SAT_DETECT
TX_KEY_OUT
GSM SERVICE SUPPORT GROUP
DCS_SEL
LEVEL 3 RF Block Diagram
Roger Hong, Pei Yuantao, Luo Yu
RX
LOCAL
OSCILLATOR
Osc.
discrete
circuty
Q203
CR249
RF_V1
400 MHz
1
5
B
2
Q490
FL490
C
RF_V1
B+
RF_V2
C
SF_OUT
RX_DCS_*GSM
1
6
RVCO_250
3
4
U253
2
4
Q172
RX VCO
6
U301
1
6
TX LOOP
TX VCO
F I L T E R
10
8
3
SF_OUT
DCS_SEL
DETECT_SW
AOC_DRIVE
SAT_DETECT
TX_KEY_OUT
30.11.00
Rev. 1.0
Dualband Taishan
Page1
A 9
800MHz
D8
PLL
U913
C8
MAGIC
( SCLK_OUT ) BCLKR
F7
C
RX
( SDFS ) BFSR
A7
RXI
STEP
G 9
D E M O D U L A T I O N
ATT.
SPI
( SDRX ) BDR
R X Q
C
G 8
SW_VCC
C7
C6
B
G1
Q201
H 2
J7
E
H 1
P H A S E
E
D E T
Divider
Q202
F1
200KHz
B
J9
13MHz
D1, D8, F2
J6
MUX
H 6
C1
Startup
Ref.
1 /2
A1
E2
PHASE
Prog.
B1
Divider
DET
R E F . O S C .
2 0 0 K H z
A 3
2 6 M H z
AFC
26MHz
Divider
R E F .
PLL
V1_SW
A 8
G 5
SPI
F9
GP04
LOGIC
H 4
GP02
INTER
CONTROL
C4
FACE
J3
TX
J2
TXI
MODULATION
SPI
TXQ
G 7
A 5
H8
B6
LOGIC
J4
PA
CONTROL
CONTROL
B4
H5
C5
RX SIGNAL PATH
TX SIGNAL PATH
MAIN VCO SIGNAL PATH
TUNING VOLTAGES
to WhiteCap
VRef
CR248
MAGIC_13MHz
to WhiteCap
CLK_SELCT
from WhiteCap
Y200
( CE ) MQSPI_CS1
( SPI_CLK ) MOSPI_CLK1
( SPI_DATA ) DX1
from WhiteCap
( SDTX ) BDX
( TX_CLK ) BCLKX
RX_ACQ
DM_CS
from WhiteCap
TX_KEY
REFERENCE CLOCK
Orderable Part
Non - Orderable Part
Advertisement
Table of Contents
