Table of Contents
Advertisement
DMR-E55PL
SCHEMATIC DIAGRAM - 16
DIGITAL (GLUE NET) CIRCUIT (GN)
< D3.3V >
<D5V>
R6730
10K
R6729
100K
Q6701
B1ABCF000114
(BUFFER)
RX6734
47X4
8
7
6
5
4
3
2
1
C15
C18
C14
FL6703
F1H0J4740004
44
43
42
41
40
39
38
37
36
1
2
3
4
5
6
7
8
9
R6741
10K
2
4
6
8
RX6735
2.2KX4
1
3
5
7
C19
C9
C20
C7
C4
C5
C21
C22
C23
: +B SIGNAL LINE
: MAIN SIGNAL LINE
XCE
35
32
31
30
29
28
27
26
10
13
14
15
16
17
18
19
R6733
R6735
10K
4.7K
2
4
6
8
RX6736
10KX4
1
3
5
7
Q6702
B1ABCF000114
C25
(BUFFER)
C24
C26
C27
72
I
R6739
1K
R6737 47
25
24
23
IC6702
REP3717D
NAND FLASH ROM IC
20
21
22
R6738 47
2 4 6 8
RX6737
4.7KX4
1 3 5 7
Q6705
B1ABCF000114
(BUFFER)
Q6704
B1ABCF000114
(BUFFER)
Q6703
B1ABCF000114
(BUFFER)
C2
C3
C8
< D3.3V >
C28
C29
C30
C6
Advertisement
Table of Contents
