Table of Contents
Advertisement
Pin No.
Pin Name
74
X0A
75
NC
76
BU-IN
77, 78
NC
79
KEYACK
80
TEL-ATT
81
ST-MONO
82
SEEKOUT
83
SD-IN
84
MONO
85
PLL CE
86
HSTX
87
MD2
88
MD1
89
MD0
90
RESET
91
VSS
92
X0
93
X1
94
VCC
95
POW-SEL
96
POL MONO
97 to 99
NC
BAND
100
(9K-10K)
101
NC
102
RAMBU
103
NC
104
LCD CE
105
FLASH-W
106
RE-IN0
107
RE-IN1
LAMP ON
108
(ILL ON)
109
PW-ON
I/O
I
Sub system clock input terminal (32.768 kHz)
O
Not used (open)
Battery detect signal input from the SONY bus interface (IC600) and battery detect circuit
I
"L" is input at low voltage
O
Not used (open)
Input of acknowledge signal for the key entry Acknowledge signal is input to accept function
I
and eject keys in the power off status On at input of "H"
I
Telephone muting signal input terminal At input of "H", the signal is attenuated by –20 dB
FM stereo broadcasting detection signal input from the FM/AM tuner unit (TU1), or forced
I/O
monaural control signal output to the FM/AM tuner unit (TU1)
"L" is input in the FM stereo mode, or "L" is output in the forced monaural mode
Seek control signal output to the FM/AM tuner unit (TU1)
AM mode: Used for IF count output/SD output request/AGC cut at SEEK or BTM
O
FM mode: Used for SD speed up at SEEK, BTM, or AF
"L" is output at tuner off
Station detector detect input from the FM/AM tuner unit (TU1)
I
Stop level for SEEK, BTM, etc. is determined SD is present at input of "H"
O
Not used (open)
O
PLL serial chip enable signal output terminal Not used (open)
I
Hardware standby input terminal "L": hardware standby mode Reset signal input in this set
I
Setting terminal for the CPU operational mode (fixed at "L" in this set)
I
Setting terminal for the CPU operational mode (fixed at "H" in this set)
I
Setting terminal for the CPU operational mode (fixed at "H" in this set)
System reset signal input from the reset signal generator (IC501) and reset switch (S900)
I
"L": reset "L" is input for several 100 msec after power on, then it changes to "H"
—
Ground terminal
I
Main system clock input terminal (3.68 MHz)
O
Main system clock output terminal (3.68 MHz)
—
Power supply terminal (+5V)
Power select switch input terminal "L": off (halt mode), "H": on (operation mode)
I
Not used (open)
I
Polar monaural detection signal input terminal Not used (open)
O
Not used (open)
Frequency select switch (S701) input terminal
I
"L": MW10k step/FM 200k step, "H": MW 9k step/FM 50k step
Used for the E model only (Except E models: fixed at "H")
O
Not used (open)
Internal RAM reset detection signal input from the RN5VD23AA (IC802)
I
Input terminal to check that RAM data are not destroyed due to low voltage
This checking is made within 100 msec after reset
O
Not used (open)
O
Chip enable signal output to the liquid crystal display driver (IC501) "H" active
Internal flash memory data write mode detection signal input terminal "L": data write mode
I
Not used (fixed at "H" in this set)
I
Dial pulse input of the rotary encoder (RE501)
(for VOLUME/BASS/TREBLE/BALANCE/FADER control)
I
Power on/off control signal output of the illumination LED and liquid crystal display driver
O
(IC501) "H": power on
O
Main system power supply on/off control signal output to the BA3918 (IC800) "H": power on
Function
– 77 –
Advertisement
Table of Contents
