Table of Contents
Advertisement
CHAPTER 3 FEATURES OF ARCHITECTURE AND MEMORY MAP
X0H
0XH
DECS L
Auto
decrement
DECS L
DECS HL
FXH
Figure 3-3. Updating Address of Static RAM
DECS D
@DL
4-bit
INCS L
transfer
INCS D
Direct addressing
bit manipulation
DECS H
Auto
@HL 4-bit
increment
manipulation
INCS L
8-bit
manipuIation
INCS HL
INCS H
User's Manual U10676EJ3V0UM
DECS D
DECS E
transfer
DECS DE
INCS D
4-bit transfer
8-bit transfer
DECS H
@H+mem.
manipulation
INCS H
XFH
INCS E
@DE
4-bit
INCS DE
bit
39
Advertisement
Table of Contents
