Diagrams; Ic Block Diagrams - Sony SPP-S9101 Service Manual

Hide thumbs Also See for SPP-S9101:
Table of Contents

Advertisement

SECTION 6

DIAGRAMS

THIS NOTE IS COMMON FOR PRINTED WIRING
BOARDS AND SCHEMATIC DIAGRAMS.
(In addition to this, the necessary note is printed
in each block.)
For schematic diagrams.
Note:
• All capacitors are in µF unless otherwise noted. pF: µµF
50 WV or less are not indicated except for electrolytics
and tantalums.
• All resistors are in Ω and
1
/
W or less unless otherwise
4
specified.
• C : panel designation.
• 2 : nonflammable.
Note:
Note:
The components identi-
Les composants identifiés par
fied by mark ! or dotted
une marque ! sont critiques
line with mark ! are criti-
pour la sécurité.
cal for safety.
Ne les remplacer que par une
Replace only with part
piéce portant le numéro
number specified.
spécifié.
• U : B+ Line.
• Power voltage is dc 9V and fed with regulated dc power
supply from external power voltage jack (J301 on the
BASE MAIN board).
• Power voltage is dc 12V and fed with regulated dc power
supply from modular jack (MJ101 on the BASE MAIN
board) with 100 Ω in series.
• Power voltage is dc 3.6V and fed with regulated dc power
supply from battery jack (HAND MAIN board).
• Voltages and waveforms are dc with respect to ground
under no-signal conditions.
no mark : Talk
• Voltages are taken with a VOM (Input impedance 10 MΩ).
Voltage variations may be noted due to normal produc-
tion tolerances.
• Waveforms are taken with a oscilloscope.
Voltage variations may be noted due to normal produc-
tion tolerances.
• Circled numbers refer to waveforms.
• Signal path.
N
: RX
O
: TX
P
: bell
Note on Printed Wiring Boards:
Note:
• X : parts extracted from the component side.
• b : Pattern from the side which enables seeing.
WAVEFORMS
– BASE UNIT SECTION –
1
4 Vp-p
9.6 MHz
IC501 5 OSCI
– HANDSET SECTION –
1
4 Vp-p
9.6 MHz
IC401 5 OSCI

6-1. IC BLOCK DIAGRAMS

• BASE MAIN Board
IC502 S-24C01AFJA-TB-01
1
NC
LOGIC
DOUT/ACK
R/W
2
NC
SERIAL MUX
Y DEC
EEPROM
ADDRESS/COUNTER
DATA WORD
3
NC
DATA REGISTER
INC
LOAD
LOGIC
CONTROL
H. V. PUMP/TIMING
EN
SERIAL
GND
4
• BASE MAIN Board
IC901 MT88E45
BIAS
HYBRID CASEN
1
V REF
GENERATOR
FSKEN+TIP/RING
PWDN
IN 1+
2
CASEN
ANTI-ALIAS
FILTER
3
IN 1–
FSKEN
PWDN
FSK
GS 1
4
BANDPASS
PWDN
5
VSS
FSK
DEMODULATOR
OSC 1
6
OSCILLATOR
OSC 2
7
TONE
CONTROL BIT
DETECTION
CB 0
8
DECODE
PWDN
ALGORITHM
CASEN
DCLK
9
DATA
TIMING
RECOVERY
10
DATA
MODE
25
25
• HAND MAIN Board
IC402 AT24C32N-10SI-1.8-TR
DOUT
8
START/
VCC
STOP
LOGIC
DIN
SERIAL
LOAD
DEVICE
CONTROL
COMP
ADDRESS
7
TEST
COMPARATOR
A0
1
2
A1
A2
3
DATA WORD
R/W
6
SCL
ADDRESS/
COUNTER
DECODER
LOGIC
STOP
5
SDA
START
VSS
4
D OUT
• HAND MAIN Board
IC403 TC74VHC86FT (EL)
PWDN
20
IN 2+
19
IN 2–
1A
1
18
GS 2
CASEN
1B
2
2130Hz
17
CB 2
BAND PASS
CASEN
1Y
3
16
CB 1
2750Hz
2A
4
BAND PASS
15
VDD
2B
5
CARRIER
14
CD
DETECTOR
6
2Y
GUARD TIME
13
ST/GT
GND
7
12
EST
STD
MUX
DR
11
DR/STD
SPP-S9101
8
VCC
WP
7
6
SCL
H.V.
EN
PUMP/
TIMING
LOGIC
DATA
RECOVERY
X
EEPROM
DECODER
SERIAL
MUX
Y
D OUT/
ACK
LOGIC
D IN
5
SDA
14 VCC
13 4B
12 4A
11 4Y
10 3B
9
3A
8
3Y

Advertisement

Table of Contents
loading

Table of Contents