Download Print this page

LG 37LD450 Service Manual page 17

Hide thumbs Also See for 37LD450:

Advertisement

HY27UF082G2B-TPCB
NAND FLASH MEMORY
+3.3V_Normal
NC_1
1
/PF_CE0
NC_2
H : Serial Flash
2
L : NAND Flash
NC_3
/PF_CE1
3
H : 16 bit
NC_4
L :
8 bit
4
NC_5
5
NC_6
6
R/B
7
/F_RB
RE
8
/PF_OE
CE
9
/PF_CE0
NC_7
10
NC_8
C101
11
0.1uF
VCC_1
12
+3.3V_Normal
VSS_1
13
R105
NC_9
14
1K
NC_10
OPT
15
CLE
16
/PF_CE1
ALE
17
PF_ALE
+3.5V_ST
WE
18
R103
/PF_WE
0
WP
19
C
NC_11
20
B
Q101
NC_12
/PF_WP
KRC103S
21
OPT
NC_13
E
22
NC_14
23
NC_15
24
IC102-*1
IC102-*2
HY27US08121B-TPCB
NAND01GW3B2CN6E
NC_1
NC_28
NC_1
NC_29
1
512MBIT
48
1
48
1GBIT
NC_2
NC_27
NC_2
NC_28
2
47
2
47
NC_3
NC_26
NC_3
NC_27
3
46
3
46
NC_4
NC_25
NC_4
NC_26
4
45
4
45
NC_5
I/O7
NC_5
I/O7
5
44
5
44
NC_6
I/O6
NC_6
I/O6
6
43
6
43
R/B
I/O5
RB
I/O5
7
42
7
42
RE
I/O4
R
I/O4
8
41
8
41
CE
NC_24
E
NC_25
9
40
9
40
NC_7
NC_23
NC_7
NC_24
10
39
10
39
NC_8
PRE
NC_8
NC_23
11
38
11
38
VCC_1
VCC_2
VDD_1
VDD_2
12
37
12
37
VSS_1
VSS_2
VSS_1
VSS_2
13
36
13
36
NC_9
NC_22
NC_9
NC_22
14
35
14
35
NC_10
NC_21
NC_10
NC_21
15
34
15
34
CLE
NC_20
CL
NC_20
16
33
16
33
ALE
I/O3
AL
I/O3
17
32
17
32
WE
I/O2
W
I/O2
18
31
18
31
WP
I/O1
WP
I/O1
19
30
19
30
NC_11
I/O0
NC_11
I/O0
20
29
20
29
NC_12
NC_19
NC_12
NC_19
21
28
21
28
NC_13
NC_18
NC_13
NC_18
22
27
22
27
NC_14
NC_17
NC_14
NC_17
23
26
23
26
NC_15
NC_16
NC_15
NC_16
24
25
24
25
HDCP EEPROM
+3.3V_Normal
Addr:10101--
IC103
CAT24WC08W-T
C107
R113
4.7K
0.1uF
A0
8 VCC
1
$0.199
A1
7 WP
R127
4.7K
2
I2C_SCL
A2
6 SCL
22
R128
3
VSS
5 SDA
4
R129
22
I2C_SDA
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
IC102
+3.3V_Normal
NC_29
48
2GBIT
NC_28
47
<T3 CHIP Config(AUD_LRCH)>
PCM_A[0-7]
NC_27
46
Boot from SPI flash : 1'b0
Boot from NOR flash : 1'b1
NC_26
45
AR101
I/O7
PCM_A[7]
44
I/O6
PCM_A[6]
43
<T3 CHIP Config>
I/O5
PCM_A[5]
42
(AUD_SCK, AUD_MASTER_CLK, PWM1, PWM0)
I/O4
PCM_A[4]
41
MIPS_no_EJ_NOR8
22
NC_25
MIPS_EJ1_NOR8
40
MIPS_EJ2_NOR8
NC_24
B51_Secure_no scramble : 4'hb (8051 as host. Internal SPI flash secure boot, no scramble)
39
B51_Sesure_scramble
C102
NC_23
10uF
38
VCC_2
37
C103
VSS_2
36
0.1uF
NC_22
35
NC_21
34
NC_20
33
AR102
I/O3
PCM_A[3]
32
I/O2
PCM_A[2]
31
I/O1
PCM_A[1]
30
I/O0
PCM_A[0]
29
22
NC_19
28
NC_18
27
NC_17
26
NC_16
25
EEPROM
+3.3V_Normal
C105
0.1uF
IC104
M24M01-HRMN6TP
NC
VCC
1
8
E1
WP
2
7
A0'h
E2
SCL
R111
22
3
6
I2C_SCL
VSS
SDA
R112
22
4
5
I2C_SDA
C104
C106
8pF
8pF
OPT
OPT
PCM_D[0-7]
: 4'h3 (MIPS as host. No EJ PAD. Byte mode NAND flash.)
: 4'h4 (MIPS as host. EJ use PAD1. Byte mode NAND flash.)
: 4'h5 (MIPS as host. EJ use PAD2. Byte mode NAND flash.)
PCM_A[0-14]
: 4'hc (8051 as host. Internal SPI flash secure boot with scarmble)
+3.3V_Normal
AUD_LRCH
AUD_SCK
AUD_MASTER_CLK
PWM1
PWM0
/PCM_REG
/PCM_OE
/PCM_WE
+5V_Normal
/PCM_IORD
/PCM_IOWR
R132
10K
/PCM_CE
/PCM_IRQA
R133
10K
/PCM_CD
/PCM_WAIT
PCM_RST
AR104
/PF_CE0
/PF_CE1
/PF_OE
22
AR103
/PF_WE
PF_ALE
/PF_WP
/F_RB
22
S7_TXD
S7_RXD
for SYSTEM/HDCP
I2C_SDA
EEPROM&URSA3
I2C_SCL
RGB_DDC_SDA
RGB_DDC_SCL
TO SCART1
MODEL_OPT_3
S7T_DIVX
S7_DIVX
IC101-*4
IC101-*2
LGE105D(S7-Tcon Divx_ Non_RM)
LGE101D (S7 Non_Tcon/RM)
AE1
W26
AE1
NC_43
RLV3P
W26
AF16
NC_48
LVACLKP/LLV6P/BLUE[3]
W25
AF16
NC_73
RLV3N
W25
AF1
NC_78
LVACLKN/LLV6N/BLUE[2]
U26
AF1
NC_59
RLV0P
U26
NC_64
LVA0P/LLV3P/BLUE[9]
AE3
U25
AE3
NC_50
LVA0N/LLV3N/BLUE[8]
U25
AD14
NC_45
RLV0N
U24
AD14
NC_45
LVA1P/LLV4P/BLUE[7]
U24
AD3
NC_40
RLV1P
V26
AD3
NC_34
LVA1N/LLV4N/BLUE[6]
V26
AF15
NC_29
RLV1N
V25
AF15
NC_77
LVA2P/LLV5P/BLUE[5]
V25
AF2
NC_72
RLV2P
V24
AF2
V24
NC_60
RLV2N
AE15
NC_65
LVA2N/LLV5N/BLUE[4]
W24
AE15
NC_57
RLVCKP
W24
AD2
NC_62
LVA3P/LLV7P/BLUE[1]
Y26
AD2
NC_28
RLVCKN
Y26
AD16
NC_33
LVA3N/LLV7N/BLUE[0]
Y25
AD16
NC_42
RLV4P
Y25
AD15
NC_47
LVA4P/LLV8P
Y24
AD15
Y24
NC_46
LVA4N/LLV8N
AE16
NC_41
RLV4N
AE16
NC_63
NC_58
AC26
LVBCLKP/LLV0P/GREEN[5]
AC26
WPWM
AC25
AC25
OPTP/FLK2
AA26
LVBCLKN/LLV0N/GREEN[4]
AA26
RLV5P
AF3
LVB0P/RLV6P/RED[1]
AA25
AF3
NC_61
RLV5N
AA25
AF14
NC_66
LVB0N/RLV6N/RED[0]
AA24
AF14
NC_71
RLV6P
AA24
AD1
NC_76
LVB1P/RLV7P/GREEN[9]
AB26
AD1
NC_27
RLV6N
AB26
NC_32
LVB1N/RLV7N/GREEN[8]
AB25
AB25
LVB2P/RLV8P/GREEN[7]
AD13
RLV7P
AB24
AD13
NC_44
LVB2N/RLV8N/GREEN[6]
AB24
AE14
NC_39
RLV7N
AC24
AE14
NC_61
LVB3P/LLV1P/GREEN[3]
AC24
AE13
NC_56
OPTN/FLK3
AD26
AE13
NC_60
LVB3N/LLV1N/GREEN[2]
AD26
NC_55
FLK
AD25
AD25
GCLK6
AD24
LVB4P/LLV0P/GREEN[1]
AD24
GCLK5
AE4
LVB4N/LLV0N/GREEN[0]
AE4
NC_46
AD5
NC_51
AD5
NC_31
AF4
NC_36
AD23
AF4
NC_62
LLV3P
AD23
NC_67
RLV3P/RED[7]
AD4
AE23
AD4
NC_35
RLV3N/RED[6]
AE23
NC_30
LLV3N
AE26
RLV0P/LVSYNC
AE26
AE2
LLV0P
AE25
AE2
NC_49
RLV0N/LHSYNC
AE25
NC_44
LLV0N
AF26
AF26
LLV1P
AF25
RLV1N/LCK
AF25
LLV1N
AF8
RLV2P/RED[9]
AE24
AF8
NC_66
LLV2P
AE24
AD9
NC_71
RLV1P/LDE
AF24
AD9
NC_35
LLV2N
AF24
NC_40
RLV2N/RED[8]
AF23
LLVCKP
AF23
AE9
RLV4P/RED[5]
AD22
AE9
AD22
NC_56
RLV4N/RED[4]
AF9
NC_51
LLVCKN
AE22
AF9
NC_72
RLV5P/RED[3]
AE22
NC_67
LLV4P
AF22
RLV5N/RED[2]
AF22
AE11
LLV4N
AE11
NC_58
AF6
NC_53
AF6
NC_64
AD19
NC_69
AD19
GOE/GCLK1
AE6
TCON3/OE/GOE/GCLK2
AE19
AE6
NC_48
GSC/GCLK3
AE19
AF11
NC_53
TCON15/SCAN_BLK1
AD21
AF11
NC_69
LLV5P
AD21
AD6
NC_74
TCON18/CS7/GCLK5
AE21
AD6
NC_32
LLV5N
AE21
AD12
NC_37
TCON19/CS8/GCLK6
AF21
AD12
AF21
NC_43
TCON11/CS5/HCON
AE5
NC_38
LLV6P
AD20
AE5
NC_52
TCON10/CS4/OPT_N
AD20
AF12
NC_47
LLV6N
AE20
AF12
NC_75
TCON9/CS3/OPT_P
AE20
AF5
NC_70
LLV7P
AF20
AF5
NC_68
TCON16/WPWM
AF20
AE12
NC_63
LLV7N
AF19
AE12
AF19
NC_54
GSPR
NC_59
TCON12/DPM
AD18
GSP/VST
AD18
AE10
TCON1/STV/GSP/VST
AE18
AE10
NC_52
SOE
AE18
AF7
NC_57
TCON5/TP/SOE
AF18
AF7
NC_65
POL
AF18
AD11
NC_70
TCON14/SACN_BLK
AD11
NC_37
NC_42
AD7
AD7
NC_38
AD10
NC_33
AB22
AD10
NC_41
TCON21/CS10/VGH_ODD
AB22
AE7
NC_36
VDD_ODD
AB23
AE7
NC_54
TCON20/CS9/VGH_EVEN
AB23
AF10
NC_49
VDD_EVEN
AC23
AF10
AC23
AD8
NC_68
GCLK4
AC22
AD8
NC_73
TCON13/LEDON
AC22
NC_34
GCLK2
NC_39
TCON17/CS6/GCLK4
AB16
NC_23
AB16
NC_26
AA14
AA14
NC_19
DPM
AC15
NC_30
AC15
HCON
Y16
NC_15
Y16
NC_15
AC16
AC16
AE8
NC_26
AC14
AE8
NC_31
AC14
NC_50
LEDON
NC_55
NC_29
Y11
AA16
Y11
NC_12
NC_20
AA16
Y19
NC_12
NC_21
AA15
Y19
GND_105
NC_19
AA15
GND_105
NC_20
Y10
NC_11
Y10
NC_11
AA11
NC_17
AA11
NC_17
AB15
AB15
SCAN_BLK
NC_25
AB14
SCAN_BLK1
AB14
NC_24
S7_NON_DIVX
S7T_NON_DIVX
S7M_NON_DIVX
IC101-*5
IC101-*3
IC101-*1
LGE101 (S7 NON_TON/DiX/RM)
LGE105 (S7-Tcon Non_Divx/RM)
LGE107 (S7M Non Divx/RM)
AE1
W26
AE1
W26
AE1
W26
NC_48
LVACLKP/LLV6P/BLUE[3]
NC_43
RLV3P
FRC_DDR3_A0/DDR2_NC
ACKP/RLV3P/RED[3]
AF16
NC_78
LVACLKN/LLV6N/BLUE[2]
W25
AF16
NC_73
RLV3N
W25
AF16
FRC_DDR3_A1/DDR2_A6
ACKM/RLV3N/RED[2]
W25
AF1
NC_64
LVA0P/LLV3P/BLUE[9]
U26
AF1
NC_59
RLV0P
U26
AF1
FRC_DDR3_A2/DDR2_A7
A0P/RLV0P/RED[9]
U26
AE3
NC_50
LVA0N/LLV3N/BLUE[8]
U25
AE3
NC_45
RLV0N
U25
AE3
FRC_DDR3_A3/DDR2_A1
A0M/RLV0N/RED[8]
U25
AD14
U24
AD14
U24
AD14
U24
AD3
NC_45
LVA1P/LLV4P/BLUE[7]
V26
AD3
NC_40
RLV1P
V26
AD3
FRC_DDR3_A4/DDR2_CASZ
A1P/RLV1P/RED[7]
V26
AF15
NC_34
LVA1N/LLV4N/BLUE[6]
V25
AF15
NC_29
RLV1N
V25
AF15
FRC_DDR3_A5/DDR2_A10
A1M/RLV1N/RED[6]
V25
AF2
NC_77
LVA2P/LLV5P/BLUE[5]
V24
AF2
NC_72
RLV2P
V24
AF2
FRC_DDR3_A6/DDR2_A0
A2P/RLV2P/RED[5]
V24
AE15
NC_65
LVA2N/LLV5N/BLUE[4]
W24
AE15
NC_60
RLV2N
W24
AE15
FRC_DDR3_A7/DDR2_A5
A2M/RLV2N/RED[4]
W24
NC_62
LVA3P/LLV7P/BLUE[1]
NC_57
RLVCKP
FRC_DDR3_A8/DDR2_A2
A3P/RLV4P/RED[1]
AD2
NC_33
LVA3N/LLV7N/BLUE[0]
Y26
AD2
NC_28
RLVCKN
Y26
AD2
FRC_DDR3_A9/DDR2_A9
A3M/RLV4N/RED[0]
Y26
AD16
NC_47
LVA4P/LLV8P
Y25
AD16
NC_42
RLV4P
Y25
AD16
FRC_DDR3_A10/DDR2_A11
A4P/RLV5P/GREEN[9]
Y25
AD15
NC_46
LVA4N/LLV8N
Y24
AD15
NC_41
RLV4N
Y24
AD15
FRC_DDR3_A11/DDR2_A4
A4M/RLV5N/GREEN[8]
Y24
AE16
AE16
AE16
NC_63
NC_58
FRC_DDR3_A12/DDR2_A8
AC26
AC26
AC26
LVBCLKP/LLV0P/GREEN[5]
AC25
WPWM
AC25
BCKP/TCON13/GREEN[1]
AC25
LVBCLKN/LLV0N/GREEN[4]
AA26
OPTP/FLK2
AA26
BCKM/TCON12/GREEN[0]
AA26
AF3
LVB0P/RLV6P/RED[1]
AA25
AF3
RLV5P
AA25
AF3
B0P/RLV6P/GREEN[7]
AA25
NC_66
LVB0N/RLV6N/RED[0]
NC_61
RLV5N
FRC_DDR3_BA0/DDR2_BA2
B0M/RLV6N/GREEN[6]
AF14
NC_76
LVB1P/RLV7P/GREEN[9]
AA24
AF14
NC_71
RLV6P
AA24
AF14
FRC_DDR3_BA1/DDR2_ODT
B1P/RLV7P/GREEN[5]
AA24
AD1
NC_32
LVB1N/RLV7N/GREEN[8]
AB26
AD1
NC_27
RLV6N
AB26
AD1
FRC_DDR3_BA2/DDR2_A12
B1M/RLV7N/GREEN[4]
AB26
LVB2P/RLV8P/GREEN[7]
AB25
RLV7P
AB25
B2P/RLV8P/GREEN[3]
AB25
AD13
AB24
AD13
AB24
AD13
AB24
AE14
NC_44
LVB2N/RLV8N/GREEN[6]
AC24
AE14
NC_39
RLV7N
AC24
AE14
FRC_DDR3_MCLK/DDR2_MCLK
B2M/RLV8N/GREEN[2]
AC24
AE13
NC_61
LVB3P/LLV1P/GREEN[3]
AD26
AE13
NC_56
OPTN/FLK3
AD26
AE13
FRC_DDR3_CKE/DDR2_RASZ
B3P/TCON11/BLUE[9]
AD26
NC_60
LVB3N/LLV1N/GREEN[2]
AD25
NC_55
FLK
AD25
FRC_DDR3_MCLKZ/DDR2_MCLKZ
B3M/TCON10/BLUE[8]
AD25
LVB4P/LLV0P/GREEN[1]
AD24
GCLK6
AD24
B4P/TCON9/BLUE[7]
AD24
LVB4N/LLV0N/GREEN[0]
GCLK5
B4M/TCON8/BLUE[6]
AE4
NC_51
AE4
NC_46
AE4
FRC_DDR3_ODT/DDR2_BA1
AD5
NC_36
AD5
NC_31
AD5
FRC_DDR3_RASZ/DDR2_WEZ
AF4
NC_67
RLV3P/RED[7]
AD23
AF4
NC_62
LLV3P
AD23
AF4
FRC_DDR3_CASZ/DDR2_CKE
CCKP/LLV3P
AD23
AD4
NC_35
RLV3N/RED[6]
AE23
AD4
NC_30
LLV3N
AE23
AD4
FRC_DDR3_WEZ/DDR2_BA0
CCKM/LLV3N
AE23
AE26
AE26
AE26
AE2
RLV0P/LVSYNC
AE25
AE2
LLV0P
AE25
AE2
C0P/LLV0P/BLUE[5]
AE25
NC_49
RLV0N/LHSYNC
AF26
NC_44
LLV0N
AF26
FRC_DDR3_RESETB/DDR2_A3
C0M/LLV0N/BLUE[4]
AF26
RLV1N/LCK
AF25
LLV1P
AF25
C1P/LLV1P/BLUE[3]
AF25
AF8
RLV2P/RED[9]
AE24
AF8
LLV1N
AE24
AF8
C1M/LLV1N/BLUE[2]
AE24
NC_71
RLV1P/LDE
NC_66
LLV2P
FRC_DDR3_DQSL/DDR2_DQS0
C2P/LLV2P/BLUE[1]
AD9
NC_40
RLV2N/RED[8]
AF24
AD9
NC_35
LLV2N
AF24
AD9
FRC_DDR3_DQSLB/DDR2_DQSB0
C2M/LLV2N/BLUE[0]
AF24
RLV4P/RED[5]
AF23
LLVCKP
AF23
C3P/LLV4P
AF23
AE9
NC_56
RLV4N/RED[4]
AD22
AE9
NC_51
LLVCKN
AD22
AE9
FRC_DDR3_DQSU/DDR2_DQS1
C3M/LLV4N
AD22
AF9
AE22
AF9
AE22
AF9
AE22
NC_72
RLV5P/RED[3]
AF22
NC_67
LLV4P
AF22
FRC_DDR3_DQSUB/DDR2_DQSB1
C4P/LLV5P
AF22
AE11
RLV5N/RED[2]
AE11
LLV4N
AE11
C4M/LLV5N
AF6
NC_58
AF6
NC_53
AF6
FRC_DDR3_DML/DDR2_DQ7
NC_69
AD19
NC_64
AD19
FRC_DDR3_DMU/DDR2_DQ11
AD19
AE6
TCON3/OE/GOE/GCLK2
AE19
AE6
GOE/GCLK1
AE19
AE6
DCKP/TCON5
AE19
NC_53
TCON15/SCAN_BLK1
NC_48
GSC/GCLK3
FRC_DDR3_DQL0/DDR2_DQ6
DCKM/TCON4
AF11
NC_74
TCON18/CS7/GCLK5
AD21
AF11
NC_69
LLV5P
AD21
AF11
FRC_DDR3_DQL1/DDR2_DQ0
D0P/LLV6P
AD21
AD6
NC_37
TCON19/CS8/GCLK6
AE21
AD6
NC_32
LLV5N
AE21
AD6
FRC_DDR3_DQL2/DDR2_DQ1
D0M/LLV6N
AE21
AD12
NC_43
TCON11/CS5/HCON
AF21
AD12
NC_38
LLV6P
AF21
AD12
FRC_DDR3_DQL3/DDR2_DQ2
D1P/LLV7P
AF21
AE5
AD20
AE5
AD20
AE5
AD20
AF12
NC_52
TCON10/CS4/OPT_N
AE20
AF12
NC_47
LLV6N
AE20
AF12
FRC_DDR3_DQL4/DDR2_DQ4
D1M/LLV7N
AE20
AF5
NC_75
TCON9/CS3/OPT_P
AF20
AF5
NC_70
LLV7P
AF20
AF5
FRC_DDR3_DQL5/DDR2_NC
D2P/LLV8P
AF20
AE12
NC_68
TCON16/WPWM
AF19
AE12
NC_63
LLV7N
AF19
AE12
FRC_DDR3_DQL6/DDR2_DQ3
D2M/LLV8N
AF19
NC_59
TCON12/DPM
AD18
NC_54
GSPR
AD18
FRC_DDR3_DQL7/DDR2_DQ5
D3P/TCON3
AD18
TCON1/STV/GSP/VST
GSP/VST
D3M/TCON2
AE10
NC_57
TCON5/TP/SOE
AE18
AE10
NC_52
SOE
AE18
AE10
FRC_DDR3_DQU0/DDR2_DQ8
D4P/TCON1
AE18
AF7
NC_70
TCON14/SACN_BLK
AF18
AF7
NC_65
POL
AF18
AF7
FRC_DDR3_DQU1/DDR2_DQ14
D4M/TCON0
AF18
AD11
NC_42
AD11
NC_37
AD11
FRC_DDR3_DQU2/DDR2_DQ13
AD7
AD7
AD7
AD10
NC_38
AB22
AD10
NC_33
AB22
AD10
FRC_DDR3_DQU3/DDR2_DQ12
AB22
AE7
NC_41
TCON21/CS10/VGH_ODD
AB23
AE7
NC_36
VDD_ODD
AB23
AE7
FRC_DDR3_DQU4/DDR2_DQ15
GPIO0/TCON15/HSYNC/VDD_ODD
AB23
AF10
NC_54
TCON20/CS9/VGH_EVEN
AC23
AF10
NC_49
VDD_EVEN
AC23
AF10
FRC_DDR3_DQU5/DDR2_DQ9
GPIO1/TCON14/VSYNC/VDD_EVEN
AC23
AD8
NC_73
TCON13/LEDON
AC22
AD8
NC_68
GCLK4
AC22
AD8
FRC_DDR3_DQU6/DDR2_DQ10
GPIO2/TCON7/LDE/GCLK4
AC22
NC_39
TCON17/CS6/GCLK4
NC_34
GCLK2
FRC_DDR3_DQU7/DDR2_DQM1
GPIO3/TCON6/LCK/GCLK2
NC_26
AB16
NC_23
AB16
FRC_GPIO0/UART_RX
AB16
NC_19
AA14
DPM
AA14
FRC_GPIO1
AA14
AC15
AC15
AC15
NC_30
HCON
FRC_GPIO3
Y16
Y16
Y16
NC_15
AC16
NC_15
AC16
FRC_GPIO8
AC16
AE8
NC_31
AC14
AE8
NC_26
AC14
AE8
FRC_GPIO9/UART_TX
AC14
NC_55
NC_29
NC_50
LEDON
FRC_DDR3_NC/DDR2_DQM0
FRC_GPIO10
Y11
NC_12
NC_21
AA16
Y11
NC_12
NC_20
AA16
Y11
FRC_REXT
FRC_I2CM_DA
AA16
Y19
GND_105
NC_20
AA15
Y19
GND_105
NC_19
AA15
Y19
FRC_TESTPIN
FRC_I2CM_CK
AA15
Y10
Y10
Y10
NC_11
AA11
NC_11
AA11
FRC_I2CS_DA
AA11
NC_17
NC_17
FRC_I2CS_CK
AB15
AB15
AB15
NC_25
AB14
SCAN_BLK
AB14
FRC_PWM0
AB14
NC_24
SCAN_BLK1
FRC_PWM1
LGE107D (S7M Divx_Non RM)
IC101
S7M_DIVX
PCM_D[0]
U22
N21
PCM_D0
GPIO143/TCON0
PCM_D[1]
T21
M21
PCM_D1
GPIO145/TCON2
T22
L22
PCM_D[2]
PCM_D2
GPIO147/TCON4
PCM_D[3]
AB18
L21
PCM_D3
GPIO149/TCON6
AC18
P21
PCM_D[4]
PCM_D4
GPIO151/TCON8
PCM_D[5]
AC19
PCM_D5
AC20
PCM_D[6]
PCM_D6
PCM_D[7]
AC21
K21
PCM_D7
GPIO36/UART3_RX
L23
PCM_A[0]
GPIO37/UART3_TX
U21
K20
PCM_A0
GPIO38
PCM_A[1]
V21
L20
PCM_A1
GPIO39
PCM_A[2]
Y22
M20
PCM_A2
GPIO40
PCM_A[3]
AA22
G20
PCM_A3
GPIO41
PCM_A[4]
R22
G19
PCM_A4
GPIO42
PCM_A[5]
R21
PCM_A5
PCM_A[6]
T23
F20
PCM_A6
GPIO50/UART1_RX
PCM_A[7]
T24
F19
PCM_A7
GPIO51/UART1_TX
PCM_A[8]
AA23
PCM_A[9]
PCM_A8
Y20
E7
PCM_A9
GPIO6/PM0/INT0
PCM_A[10]
AB17
D7
PCM_A[11]
PCM_A10
GPIO7/PM1/PM_UART_TX
AA21
E11
PCM_A11
GPIO8/PM2
PCM_A[12]
U23
G9
PCM_A[13]
PCM_A12
GPIO9/PM3
Y23
F9
PCM_A13
GPIO10/PM4
PCM_A[14]
W23
C5
PCM_A14
GPIO11/PM5/PM_UART_RX/INT1
E8
PM_SPI_CS1/GPIO12/PM6
W22
E9
PCM_REG_N
PM_SPI_WP1/GPIO13/PM7
F7
PM_SPI_WP2/GPIO14/PM8/INT2
AA17
F6
PCM_OE_N
GPIO15/PM9
V22
D8
PCM_WE_N
PM_SPI_CS2/GPIO16/PM10
W21
G12
PCM_IORD_N
GPIO17/PM11/INT3
Y21
F10
PCM_IOWR_N
GPIO18/PM12/INT4
AA20
D9
PCM_CE_N
PM_SPI_CK/GPIO1
V23
D11
PCM_IRQA_N
GPIO0/PM_SPI_CZ
P23
E10
PCM_CD_N
PM_SPI_DI/GPIO2
R23
D10
PCM_WAIT_N
PM_SPI_DO/GPIO3
P22
C109
PCM_RESET
C108
0.1uF
0.1uF
AA9
OPT
TS0_CLK
AC17
AA5
PCM_PF_CE0Z
TS0_VLD
AB20
AA10
PCM_PF_CE1Z
TS0_SYNC
AA18
PCM_PF_OEZ
AB21
AB5
PCM_PF_WEZ
TS0_D0
AB19
AC4
PCM_PF_ALE
TS0_D1
AD17
Y6
PCM_PF_AD[15]
TS0_D2
AA19
AA6
PCM_PF_RBZ
TS0_D3
W6
TS0_D4
AA7
TS0_D5
R134
22
M23
Y9
UART_TX2/GPIO65
TS0_D6
R135
22
N23
AA8
UART_RX2/GPIO64
TS0_D7
R136
22
M22
AC5
DDCR_DA/GPIO71
TS1_CLK
R137
22
N22
AC6
DDCR_CK/GPIO72
TS1_VLD
AB6
TS1_SYNC
R138
22
A5
DDCA_DA/UART0_TX
R139
22
B5
AC10
DDCA_CK/UART0_RX
TS1_D0
AB10
TS1_D1
AC9
TS1_D2
K23
AB9
PWM0
PWM0/GPIO66
TS1_D3
K22
AC8
PWM1
PWM1/GPIO67
TS1_D4
G23
AB8
PWM2
PWM2/GPIO68
TS1_D5
G22
AC7
SC_RE2
PWM3/GPIO69
TS1_D6
G21
AB7
SC_RE1
PWM4/GPIO70
TS1_D7
C6
D12
DSUB_DET
SAR0/GPIO31
MPIF_CLK
B6
D14
SAR1/GPIO32
MPIF_CS_N
C8
PCM_5V_CTL
SAR2/GPIO33
C7
E14
/RST_PHY
SAR3/GPIO34
MPIF_BUSY
A6
/RST_HUB
SAR4/GPIO35
E12
MPIF_D0
F12
MPIF_D1
D13
MPIF_D2
E13
MPIF_D3
I2C
+3.3V_Normal
AMP_SDA
AMP_SCL
I2C_SDA
I2C_SCL
NEC_SDA
NEC_SCL
GP2_Saturn7M
FLASH/EEPROM/GPIO
5V_DET_HDMI_1
5V_DET_HDMI_2
5V_DET_HDMI_4
5V_DET_HDMI_3
SIDEAV_DET
WIRELESS_DL_RX
for WIRELESS READY
WIRELESS_DL_TX
ET_RXER
for ETHERNET PHY
FRC_RESET
SC1/COMP1_DET
ERROR_OUT
MODEL_OPT_0
M_REMOTE
22
R148
M_REMOTE_RX
22
R149
M_REMOTE_TX
M_REMOTE
USB1_OCD
USB1_CTL
HP_DET
0
R150
CONTROL_ATTEN
0
R110
MODEL_OPT_6
MODEL_OPT_1
33
R146
/FLASH_WP
MODEL_OPT_2
TUNER_RESET
DEMOD_RESET
AV_CVBS_DET
33
R147
SPI_SCK
/SPI_CS
for SERIAL FLASH
SPI_SDI
33
R151
SPI_SDO
CI_TS_CLK
CI_TS_VAL
from CI SLOT
CI_TS_SYNC
CI_TS_DATA[0-7]
CI_TS_DATA[0]
CI_TS_DATA[1]
CI_TS_DATA[2]
CI_TS_DATA[3]
CI_TS_DATA[4]
CI_TS_DATA[5]
CI_TS_DATA[6]
CI_TS_DATA[7]
FE_TS_CLK
Internal demod out
FE_TS_VAL_ERR
/External demod in
FE_TS_SYNC
FE_TS_DATA[0-7]
FE_TS_DATA[0]
FE_TS_DATA[1]
FE_TS_DATA[2]
FE_TS_DATA[3]
FE_TS_DATA[4]
FE_TS_DATA[5]
FE_TS_DATA[6]
FE_TS_DATA[7]
/PIF_SPI_CS
R160
1K
URSA degug port
URSA_DEBUG
URSA_DEBUG
P3904
P3903
12505WS-03A00
12505WS-03A00
1
1
UART_FRC_RX
FRC_SCL
2
2
3
FRC_SDA
3
4
4
UART_FRC_TX
DIMMING
R156
10K
PWM0
A_DIM
R157
100
PWM2
PWM_DIM
R155
0
C111
OPT
2.2uF
LD650 Scan
SCAN_BLK2
R158
100
FRC_PWM1
OPT
R159
100
FRC_PWM0
OPT
SCAN_BLK1/OPC_OUT
Ver. 1.3
1

Advertisement

loading