Download Print this page

Power System Block Diagram - Hitachi P50X901 Service Manual

Dw3d chassis
Hide thumbs Also See for P50X901:

Advertisement

AC120V
Filter PWB
AC
SW
Bus
SW
+5V
+3.3V
Reg.
Reg.
Audio
ADC
+3.3V
+3.3V
Reg.
Reg.
Cable
Key
Equalizer
ROM
+30V
Reg.
AV-Control
Terminal PWB
IR-receiver
LED
LED PWB
TABLE OF CONTENTS

Power system block diagram

Power Supply Unit
+16V
+15V
+10.5V
+12V
+3.3V
Reg.
Reg.
Digital
Audio
Audio
Audio Amp.
DSP
PWM
+5V
+3.3V
+1.0V
Reg.
Reg.
DC-DC
+1.8V
Reg.
Bus
Demodulator
SW
+5V
+5V
+5V
Reg.
Reg.
Reg.
Tuner
OOB
AGC
I
2
C
Level shift
+3.3V
Reg.
I
C
Clock
SD
2
Buffer
Buffer
MMC
SD PWB
+5.6V
STBY+5V
+9V
+1.3V
Reg.
DC-DC
Audio
+2.5V
+1.3V
DAC
Reg.
Reg.
Seine2-D
+3.0V
Reg.
+9V
+9V
Reg.
Reg.
LPF
Buffer
VCXO PLL
+5V
+9V
Reg.
Reg.
AV SW
Buffer
OPT
Output
Swivel
Vari.
Motor
Reg.
Driver
x2
x2
Swivel
FAN
FAN
Stand
Buffer
Control PWB
6
P50X901, P50V701 only.
Vs
Va
Vcc
Main-Digital PWB
+3.3V
Reg.
+1.8V
+3.3V
+3.3V
DC-DC
DC-DC
Reg.
Seine2-D
DDR2
+5V
Seine2-A
Reg.
IR
IR-Blaster
Mod.
Driver
+2.5V
Reg.
Flash Memory
(OneNand)
+3.3V
+3.3V
Reg.
DC-DC
POD-
+2.5V
Vcc
Reg.
+1.2V
POD PWB
Reg.
Oberon2
FC8 PWB
+1.8V
DC-DC
x2
+1.05V
+3.3V
Reg.
Reg.
FC8-
FC8
DDR2
DW3
PDP Panel Module
Sub
MICRO
+2.5V
Reg.
+1.5V
Reg.
PLD
(Nereid)
Vari.
Reg.
POD-
Vpp
+1.05V
DC-DC
+1.8V
x2
Reg.
LVDS
SW

Advertisement

loading