Diagrams; Block Diagrams - Sony SDM-N80 Service Manual

Tft lcd color computer display
Hide thumbs Also See for SDM-N80:
Table of Contents

Advertisement

SECTION 3

DIAGRAMS

3-1. BLOCK DIAGRAMS

A (1/2)
A/D CONVERTER, TMDS RECEIVER, DDC,
SCAN CONVERETER, GVIF TRANSMITTER
GREEN1
CN101
DDCGND1
INPUT1
(HD15)
5
6
7
H1
V1
ADPDN
SDA_SC
SCL_SC
GREEN2
DDCGND2
SDA2
SCL2
H2
CN201
V2
INPUT2
RXC–
GCLK
(DVI-I)
RXC+
GFBK
RX0–
GSOG
RX0+
GHS_A
RX1–
GCOAST
RX1+
GHSFOUT
RX2–
G_SEPIN
RX2+
H1_ADIN
H2_ADIN
CLAMP
GBLKSPL
RXC–
RXC+
RX0–
RX0+
RX1–
RX1+
RX2–
RX2+
DDC_WP
7
6
5
SDA2
2
OI1
3
OI2
9
SCL2
1
OI3
IO1
10
11
OI4
IO4
ANALOG
5
4
C2
IO2
6
8
C3
IO3
DIGITAL
12
C4
13
5
C1
6
7
IC201
SELECTOR
V2
IC102
A/D CONVERTER
139
21, 22, 24 – 28, 31
R/CrN1
GRE0 – 7
133
RA0 – 7
B/CbIN1
124
G/YIN1
132
34 – 41
SOGIN1
RB0 – 7
GRO0 – 7
SDA
SCL
VCLK
45, 44, 51 – 53
IC101
BA0 – 7
GBE0 – 7
ROM
6
XPOWER SAVE
9
56 – 58, 60 – 64
SDA
10
BB0 – 7
GBO0 – 7
SCL
141
R/CrIN2
136
68 – 75
B/CbIN2
126
GA0 – 7
GGE0 – 7
G/YIN2
135
SOGIN2
78, 81 – 85,
87, 88
98
GB0 – 7
GGO – 7
XCLK
99
CLK
100
1/2XCLK
101
1/2CLK
103
DSYNC/DIVOUT
105
SOGOUT
106
HOLD
108
EVEN/ODD
143
G/YOUT
111
SYNCIN1
112
SYNCIN2
113
CLPIN
IC204
TMDS RECEIVER
90
30 – 37
RXC–
89
QE16 – 23
GRE0 – 7
RXC+
87
69 – 75, 77
RX0–
86
QQ16 – 23
GRO0 – 7
RX0+
84
10 – 17
RX1–
83
QE0 – 7
GBE0 – 7
RX1+
81
49 – 56
RX2–
80
QQ0 – 7
GBO0 – 7
RX2+
20 – 27
QE8 – 15
GGE0 – 7
VCLK
59 – 66
IC202
SCL
ROM
QE8 – 15
GG0 – 7
SDA
9
SW
PDO
Q201
8
INVERTER
SCDT
2
PD
44
SDA
ODCK
46
SCL
DE
VCLK
47
VSYNC
IC203
48
ROM
HSYNC
208, 213 – 216, 221 – 223
GRE0 – 7
190 – 192, 197 – 200, 207
GRO0 – 7
26, 51, 52, 77, 78, 102, 109, 110
GBE0 – 7
23, 24, 48, 49, 74, 75, 99, 100
GBO0 – 7
128, 133, 135, 181 – 184, 189
GGE0 – 7
103, 104, 111, 112, 117 – 120
GGO0 – 7
GHS
144
GVS
159
GHSFOUT
166
GBLKSPL
141
GFBK
136
GCLK
158
151
GSOG
152
GPEN
142
GCOART
IC408
ROM
7
WP
6
SCL
5
SDA
SDA_SC
SCL_SC
PRE_PXOFF
PRE_ADCPD
BL_MUTE
AU_MUTE
PX_WD
IC406
PLL CLOCK
MULTIPLIER
4
SW
S1
Q406
PDO
X401
1
X1
21.6MHz
6
SCDT
SW
S0
Q405
Q310
5
CLK
PD
341
GCLK
5
6
IC407
GPEN
PLL CLOCK
GVS_D
MULTIPLIER
V3
315
H3
X402
1
5
2
3
X1
CLK
21.6MHz
GHS_D
IC409
GFBK
IC401
SCAN CONVERTER
IC601
231, 237 – 240,
GVIF TRANSMITTER
16 – 23
248, 273, 274
31
GRE0 –7
DRE0 – 7
DRE0 – 7
R0 – 7
SDATAN
30
292, 295,
SDATAP
317 – 319, 322,
2 – 5,
323, 349
44 – 47
DEN
40
DE
DCLK
GRO0 – 7
DBE0 – 7
DBE0 – 7
B0 – 7
41
SFTCLK
DHS
42
245, 270, 272,
HSYNC
DVS
297, 300, 324,
6 – 11,
43
VSYNC
350, 351
14, 15
26
GVIF_ON
CE
GBE0 –7
DGE0 – 7
DGE0 – 7
G0 – 7
260, 286,
310 – 312,
16, 23
337 – 339
R0 – 7
31
GBO0 –7
DRO0 – 7
DRO0 – 7
SDATAN
30
254, 279, 303,
SDATAP
305 – 307,
2 – 5,
330, 332
44 – 47
DEN
40
DE
DCLK
GGE0 –7
DBO0 – 7
DBO0 – 7
B0 – 7
41
SFTCLK
DHS
42
256, 257, 282,
HSYNC
DVS
283, 309, 333,
6 – 11,
43
VSYNC
334, 336
14, 15
26
CE
GGO0 –7
DGO0 – 7
DGO0 – 7
G0 – 7
IC602
209 – 212, 217,
GVIF TRANSMITTER
219, 220, 233,
IC410
235, 242 – 244,
249, 251, 275,
3 – 11,
FLASH ROM
GHS
276, 301, 327
34 – 42
GVS
A1 – 18
A1 – 18
A0 – 17
GHSFOUT
130, 131, 139,
GBLKSPL
140, 145, 146,
GFBK
153 – 156, 163,
15 – 22,
GCLK
164, 169,
24 – 31
170 – 172
GSOG
D0 – 15
D0 – 15
DQ0 – 15
GPEN
GCOART
27
2
PORTA2
WP
186
14
ROMOE
QE
185
43
ROMWE
WE
83
PORTA4
264
DENG
DENG
53
287
DCLK
PORTA0
DCLK
54
263
DHS
DHS
PORTA1
289
DVS
DVS
4
PORTB3
58
79
PORTB4
RXD
31
80
PORTB5
TXD
5
PORTB6
32
PORTB7
105
IC405
INVERTER
RESET
3
INVERTER
Q404
IC404
RESET
2
IC309 (1/3)
29
PORTA5
DCKEXT
MCKEXT
1
CN603
4
SDATAN-B
6
SDATAP-B
9
SDATAN-A
11
SDATAP-A
CPU_ST
15
B-CPU-ST
PANEL_MODE
16
PANEL MODE
SUB_SCL
17
SCL
SUB_SDA
18
SDA
A
AUDIO_R
24
AUDIO-R
AUDIO_L
TO B BOARD
26
AUDIO-L
CN1201
USB POWER
31
USB POWER
D–
33
USB SIG–
D+
35
USB SIG+
HOTPLUG
36
HOTPLUG
+5V
13
STBY6V
2
PANEL/DVIF 18V
38
BL18V
GVIF_ON
CN604
+18V
1
+18V
2
+18V
B
3
+18V
TO Q BOARD
4
+18V
CN961
5
+18V
6
+18V
CN502
+4V
CONV_4V
1
CONV_4V
2
C
CONV_4C
3
+6V
CONV_6V
7
TO Q BOARD
CN963
CONV_6V
8
DVS
RXD
TXD
RX_RSTN
RESET_SC
+3.3V
PANEL_MODE
2
B-SS3558<U/C>-BD1-EPS05
SDM-N80 (E) 3-1

Advertisement

Table of Contents
loading

Table of Contents