B Lock Diagrams - Samsung SGH-Z107 Service Manual

Block Diagrams
2. Base Band Solut ion Blo ck Diagr am
FROMD(0:15)
FROMA(1:23)
ROM_CS
WE/OE
DRAMD(0:15)
DRAMA(0:11)
NAND_CS/
RAS/CAS
WE/
CLK/
CLK_EN
SDRAM
interface
MEMORY
interface
JTAG
JTAG
interface
SD CARD
interface
RST
PCLK
Video
Hsync/Vsync
Capture
SENSOR
/
YUV(0:7) Filtering
MEMORY
256M FLASH
(RD28F256J3AM)
MSM6200
RAM_CS/RST
AD(0:7)
MEMORY
A(1:16)
RST/CS/WE/OE
256M NAND
13.5MHz
&
128M SDRAM
FROMD(0:7)
(K5D55729YCM)
FROMD(0:15)
CS/RST/
WE/OE
MA55133
HOST
interface
UART 0
UART
IF interface
DATA
CLK/PCM CLK
DSP
for
audio
I2C
interface
CLK/TFT_RST
Video
Hsync/Vsync
Video
Display/
MLCD_CS
CODEC
Filtering
VDO(2:7)
SAMSUNG Proprietary-Contents may change without notice
This Document can not be used without Samsung's authorization
CELL COIN
RST
PHONE MEMORY
CS/WE/OE
(AM50DL128BG)
AD(0:15)
A(1:23)
13.5MHz
YAMAHA
YMU762
SPK_REC
AK2430
EAR_REC
Receiver
section
MMC controller
PCM MIC
HFK
CODEC section
SPK
I2C interface
CLK & PLL
13.5MHz
RST
LCD_CS/RST
LCD
EL_EN
(SUB+MAIN) RF controller
AD(0:7)
5- 2
32.768kHz
PM6050
Input Power
Management
Housekeeping
TCXO
Output
Voltage
Regulation
user
interface
IC
interface
sleep
RST
control
CLK
MSM6200
SBI
(Serial Bus Interface)
UART 0
UART 1
OR
GPIO_INT
UART 2
USB
I2C
PCM interface
interface
OR
GPIO_INT
ADC
CODEC
Bluetooth
OR
GPIO_INT
DAI interface
OR
General
GPIO_INT
PDM
user
interface
&
JTAG
interface
interface
VDD_P
(Pad regulator)
VDD_C
(Core regulator)
VDD_A
(Analog regulator)
VREG_BT
(Bluetooth regulator)
VREG_SYNT
VREG_TCXO
VREG_RFTX
VREG_RFRX
48MHz
RF
BLOCK
USIM
IF
CONNECTOR
MIC
HFK_MIC
HFK_SPK
MOTOR
KEY
JTAG