Related Manuals for Acces PCI-DIO-24D
Summary of Contents for Acces PCI-DIO-24D
- Page 1 10623 Roselle Street, San Diego, CA 92121 • (858) 550-9559 • FAX (858) 550-7322 contactus@accesio.com • www.accesio.com MODELS PCI-DIO-24D and PCI-DIO-24H Digital I/O Cards USER MANUAL FILE: MPCI-DIO-24DH.G1q...
- Page 2 ACCES, nor the rights of others. IBM PC, PC/XT, and PC/AT are registered trademarks of the International Business Machines Corporation. Printed in USA. Copyright 2001, 2005 by ACCES I/O Products Inc, 10623 Roselle Street, San Diego, CA 92121. All rights reserved. WARNING!! ALWAYS CONNECT AND DISCONNECT YOUR FIELD CABLING WITH THE COMPUTER POWER OFF.
- Page 3 Prior to shipment, ACCES equipment is thoroughly inspected and tested to applicable specifications. However, should equipment failure occur, ACCES assures its customers that prompt service and support will be available. All equipment originally manufactured by ACCES which is found to be defective will be repaired or replaced subject to the following considerations.
-
Page 4: Table Of Contents
Table of Contents Chapter 1: Introduction....................5 Specifications ......................7 Figure 1-1: Card D or H Block Diagram ..............8 Chapter 2: Installation....................9 Chapter 3: Option Selection ..................11 Figure 3-1: Option Selection Map version D............12 Figure 3-2: Option Selection Map version H ............12 Chapter 4: Address Selection .................. -
Page 5: Chapter 1: Introduction
Chapter 1: Introduction Features • 24 Bits of Digital Input/Output. • All 24 I/O Lines Buffered on the Card. • I/O Buffers Can Be Tri-stated under Program Control. • Four and Eight Bit Ports Independently Selectable for I/O. • Pull-Ups on I/O Lines. Pull Down resistors may be installed at the factory (**per port 8 bit**) •... - Page 6 I/O wiring connections for the H card are via a 50-pin connector on the back plate of the card. Flat insulation-displacement ribbon cables can be used to connect these cards to termination panels and relay output cards. Also, the 50-pin connection provides compatibility with OPTO-22, Gordos, Potter & Brumfield and Western Reserve Controls module mounting racks.
-
Page 7: Specifications
Specifications Digital Inputs (TTL Compatible) • Logic High: 2.0 to 5.0 VDC • Logic Low: -0.5 to +0.8 VDC • Load: ±20 μA Digital Outputs • Logic High: 2.0 VDC min., source 32 ma • Logic Low: 0.55 VDC max., sink 64 ma Optional Counter/Timers •... -
Page 8: Figure 1-1: Card D Or H Block Diagram
Figure 1-1: Card D or H Block Diagram Manual PCI-DIO-24DH... -
Page 9: Chapter 2: Installation
Chapter 2: Installation A printed Quick-Start Guide (QSG) is packed with the card for your convenience. If you’ve already performed the steps from the QSG, you may find this chapter to be redundant and may skip forward to begin developing your application. The software provided with this card is on CD and must be installed onto your hard disk prior to use. -
Page 10: Hardware Installation
Hardware Installation Make sure to set switches and jumpers from either the Option Selection section of this manual or from the suggestions of SETUP.EXE. Do not install card into the computer until the software has been fully installed. Turn OFF computer power AND unplug AC power from the system. Remove the computer cover. -
Page 11: Chapter 3: Option Selection
Chapter 3: Option Selection Refer to the setup programs on the CD provided with the card. Also, refer to the Block Diagram and the Option Selection Map when reading this section of the manual. Buffer Mode Jumper A means of enabling or disabling (tristating) the 74ABT245B input/output buffers under program control is provided at the jumper position labeled TST/BEN. -
Page 12: Figure 3-1: Option Selection Map Version D
4.8" IRQD IRQT INTEN INTSEL0 Figure 3-1: Option Selection Map version D Figure 3-2: Option Selection Map version H Manual PCI-DIO-24DH... -
Page 13: Chapter 4: Address Selection
Chapter 4: Address Selection These cards use one address space and occupy sixteen I/O locations. The S03 (which has 3 counters) version takes up 32 I/O locations. PCI architecture is Plug-and-Play. This means that the BIOS or Operating System determines the resources assigned to PCI cards rather than the user selecting those resources with switches or jumpers. -
Page 14: Chapter 5: Software
Chapter 5: Software There are sample programs provided with the card in C, Pascal, QuickBASIC, and several Windows languages. DOS samples are located in the DOS directory and Windows samples are located in the WIN32 directory. The following paragraphs describe the setup program and the 16- and 32-bit utility drivers. -
Page 15: Chapter 6: Programming
Chapter 6: Programming These cards are I/O-mapped devices that are easily configured from any language and any language can easily perform digital I/O through the card's ports. This is especially true if the form of the data is byte or word wide. -
Page 16: Table 6-2: Control Register Bit Assignment
These cards use an 8255-5 PPI to provide a total of 24 bits input/output capability. The card is designed to use the PPI in Mode 0 wherein: There are two 8-bit groups (A and B) and two 4-bit groups (C Hi and C Lo). Any port can be configured as an input or an output. - Page 17 Now, if any of the ports are to be set as outputs, you may set the values to that port with the outputs still in the tristate condition. (If all ports are to be set as inputs, this step is not necessary.) If data bit D7 is low when the control byte is written, ONLY the associated buffer controller is addressed.
- Page 18 Programming Example (C) The following program fragment in C language illustrates the foregoing: const BASE_ADDRESS 0x300; outportb(BASE_ADDRESS +3, 0x89); /*This instruction sets the mode to Mode 0, ports A and B as output, and port C as input. Since bit D7 is high, the output buffers are set to tristate condition.
- Page 19 Enabling/Disabling I/O Buffers When using the tristate mode (Jumper in the TST position), the method to disable the I/O buffers involved writing a control word to the Control Register at Base Address +3. This control word was required to have bit D7 (the most significant bit) set.
-
Page 20: Chapter 7: 8254 Counter/Timer
Chapter 7: 8254 Counter/Timer These cards have the option of one, two, or three 82C54 counter(s) that each include three 16-bit counter/timers factory configured in an optimal module for use as event counters, frequency output, pulse width, and frequency measurement (See Block Diagram). Each counter can be programmed to any count as low as 1 or 2, and up to 65,535, depending on the mode chosen. - Page 21 Counter/Timer Registers Base + 10 Write/Read: Counter#A0 When writing, this register is used to load a count value into the counter. The transfer is either a single or double byte transfer, depending on the control byte written to the counter control register at BASE ADDRESS +13. If a double byte transfer is used, then the least- significant byte of the 16 bit value is written first, followed by the most significant byte.
- Page 22 Programming the 8254 The counters are programmed by writing a control byte into the counter control register. Refer to the previous register map for the base addresses of the counters and the counter control register. The control byte specifies the counter to be programmed, the counter mode, the type of read/write operation, and the modulus.
- Page 23 Reading and Loading the Counters If you attempt to read the counters on the fly when there is a high input frequency, you will most likely get erroneous data. This is partly caused by carries rippling through the counter during the read operation. Also, the low and high bytes are read sequentially rather than simultaneously and, thus, it is possible that carries will be propagated from the low to the high byte during the read cycle.
- Page 24 1st Read: Status byte 2nd Read: Low byte of latched data 3rd Read: High byte of latched data After any latching operation on a counter, the contents of its hold register must be read before any subsequent latches of that counter will have any effect. If a status latch command is issued before the hold register is read, then the first read will read the status, not the latched value.
- Page 25 Pulse Width The Pulse Width function will measure the width of an applied event from its rise to its fall (effectively one half the period). The Base Address of the card is required as input to the function. The signal should be applied to the CLOCK IN pin of the card.
-
Page 26: Chapter 8: Connector Pin Assignments
Chapter 8: Connector Pin Assignments The H card has a 50-pin connector provided on the back plate of these cards for I/O connections. The mating connector is an AMP type 1-746285-0 or equivalent. Connector pin assignments are listed below. Assignment Assignment Counter A0 Freq In Ctr A1 P.W.I. - Page 27 The D card has a 37-pin Male D-sub connector provided on the back plate of these cards for I/O connections. If all three counters are present, pin 20 is counter C2's frequency output. Otherwise, pin 20 is fused +5V power. Assignment Assignment Ground...
- Page 28 Customer Comments If you experience any problems with this manual or just want to give us some feedback, please email us at: manuals@accesio.com. Please detail any errors you find and include your mailing address so that we can send you any manual updates. 10623 Roselle Street, San Diego CA 92121 Tel.
Need help?
Do you have a question about the PCI-DIO-24D and is the answer not in the manual?
Questions and answers