Page 2
UC6580x-00 Hardware Reference Design Revision History Version Revision History Date R1.0 First release Sep., 2023 Update the design related with V_BACK R1.1 Update the description of RTC in section 2.3 Mar., 2024 Update the model to UC6580x-00 by adding the sub-model R1.2 Update the description of VBCKP in section 2.1 Mar., 2024...
Page 3
This manual does not represent, and in any case, shall not be construed as a commitments or warranty on the part of Unicore with respect to the fitness for a particular purpose/use, the accuracy, reliability and correctness of the information contained herein.
Page 4
UC6580x-00 Hardware Reference Design Foreword This document gives the hardware reference design of the chip UC6580x-00 from Unicore. Target Readers This document applies to technicians who possess the expertise on GNSS receivers.
UC6580x-00 Hardware Reference Design 1 Reference Design If you do not need the RTC and backup function, connect V_BACK to VDD_IO. UC6580x-00 RTC and backup function are the prerequisites of GNSS hot start. Refer to Datasheet for more details. LDO Mode Under the LDO mode: ...
DC/DC Mode Under the DC/DC mode: DCDC_IN and VDD_IO use the same power supply; Use the internal DC/DC to power the system; Power the external TCXO by LDO_X; Connect RTC Crystal externally; Connect LNA and SAW externally; ...
UC6580x-00 Hardware Reference Design 2 Attention Power DCDC_IN and VDD_IO use the same external power supply. For all the power supplies, the ripple voltages must not exceed 50 mV. The value of LDO_X must be lower than VDD_IO and the default is 1.7 V to 1.9 V. To improve the product stability, it is recommended to control the power on and off of UC6580x-00 by the controlling terminal of the power supply.
forward current), low forward voltage drop (300 mV), and low reverse leakage current (< 100 μA within the working temperature). VMAIN UC6580 VBCKP V_BACK Reset Signal UC6580x-00 supports system reset. The reset signal is active low and the active time should be no less than 5 ms.
UC6580x-00 Hardware Reference Design TCXO The CLK_I pin connects an external TCXO of 26 MHz. The power supply of TCXO can be LDO_X or an external independent LDO power supply. In order to ensure the chip boots normally, the 26 MHz clock should work stably no later than 10 ms after the chip is powered.
Appendix Simplest Design to Replace UC6226 UC6580x-00 can replace the UC6226 (QFN40) in the circuits. If your product uses UC6226 (QFN40), you can upgrade it with UC6580x-00. Please contact Unicore FAE if necessary. This section introduces the simplest way to fulfill the replacement. You can design your circuits according to Figure 0-1 and Table 0-1.
Page 14
UC6580x-00 Hardware Reference Design Table 0-1 Simplest design to replace UC6226 UC6580x- Pin No. UC6226NI/AS Description UC6580x-00: floating VDD_ANA IF_OUT Not compatible Both floating XTAL_O Compatible Both connect a 1 μF capacitor externally LDO_F_OUT LDO_EX Compatible UC6580x-00: can be floating or connect a 1 PIO17 V_DET μF capacitor externally...
Need help?
Do you have a question about the UC6580 00 Series and is the answer not in the manual?
Questions and answers