Download Print this page

LG 60LA8600-CA Service Manual page 57

Advertisement

H13 Block diagram
Analog Chip Total Pin : 183w/o Power
H13A
GBB AFE
DIF
1ch@30MHz
w/ PLL
Tuner
SIF
BTSC AFE
10b@18.432MHz
w/ PLL
1ch L/R
Audio L/R(4-ch)
Audio-ADC
24b@48KHz
SCART out
Audio DAC
(48KHz )
Line Out
Audio DAC (48KHz)
CVBS(3ch)
CVBS DAC
CVBS AFE(2-ch)
CVBS-Out
12b@54MHz
3ch Video
AFE
Component(2ch)
10b@148.5MHz
w/ LLPLL
I2Cx1
I2Cx1
HDMI
Copyright © 2013 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
AtoDPin : 79
SDRAM
(MCP)
Global Baseband
TS (P)
V/Q, DVB-T/C ISDB-T
I2S(External)
I2S
I2S
I2S
I2S(HPD)
Digital AMP
SPDIF
5x1ch (1ch)
10x3ch
Capture
LVDS
Block
Tx
(3CH)
Audio PLL
w/ DCO
GPIOIx16
DVB-CI/CI+
TS(P)
TS(P)
TS(S)
TS(S)
System
Demux
AAD
(THAT)
Audio DSP
Multi-STD
Audio
Audio Decoder
LX4 HiFi EP
Sound DSP
Clear Voice II
Perceptual
Volume Control
Slim SPK
Digital
DivX
Audio
Bluetooth
Output
CVBS
Encoder
CVD
DE
Y/C
MCU
CVBS
LVDS
Rx
HDMI
(1-Link)
HDMI-Rx 1.4
(1-port PHY)
DDR3 Controller
3D, ARC, 4kx2k
DDR3 PHY
16
16
Digital Chip Total Pin : 491w/o Power
H13D
Video Decoder
GPU Rogue Han
Multi-STD
HD Decoder
2D GFX
(Boda950)
JPG/PNG Decoder
JPG Encoder
Video Encoder
1080p@30fps
TrustZone
CPU
Secure Engine
CPU
48KB ROM
ARMCA9 Core
64KB SRAM
Dual 1.2GHz
OTP
32KBI$
32KBD$
UART
1MB L2 $
Timer
BE
MCU
DDR3 Controller
DDR3 PHY
16
16
USB2.0x3
UARTx3
GPIOx136
EMAC
SCI
SPIx2
I2Cx10
USB3.0 x1
eMMC
DMAC(8ch)
Timer
WDT
SRAM 16KB
DCO
CPLL
x2
SPLL
DPLL
DDR
DDR
PLL
PLL
LGE Internal Use Only

Advertisement

loading

This manual is also suitable for:

60la8600