Table of Contents
Advertisement
ODT PARK (A2)
Configure the memory on die termination resistors' PARK for channel A2.
ODT PARK (B1)
Configure the memory on die termination resistors' PARK for channel B1.
ODT PARK (B2)
Configure the memory on die termination resistors' PARK for channel B2.
ODT PARK (C1)
Configure the memory on die termination resistors' PARK for channel C1.
ODT PARK (C2)
Configure the memory on die termination resistors' PARK for channel C2.
ODT NOM (A1)
Configure the memory on die termination resistors' NOM for channel A1.
ODT NOM (A2)
Configure the memory on die termination resistors' NOM for channel A2.
ODT NOM (B1)
Configure the memory on die termination resistors' NOM for channel B1.
ODT NOM (B2)
Configure the memory on die termination resistors' NOM for channel B2.
ODT NOM (C1)
Configure the memory on die termination resistors' NOM for channel C1.
ODT NOM (C2)
Configure the memory on die termination resistors' NOM for channel C2.
ODT NOM (D1)
Configure the memory on die termination resistors' NOM for channel D1.
ODT NOM (D2)
Configure the memory on die termination resistors' NOM for channel D2.
C/A Parity
This item allows you to enable or disable the DDR4's command address parity.
80
Advertisement
Table of Contents
