ESD electronic CPCI-DIO72 Hardware Installation And Technical Data

Compactpci-digital i/o-board

Advertisement

Quick Links

CPCI-DIO72
CompactPCI-digital I/O-Board
Hardware Installation
and
Technical Data
Installation and technical data CPCI-DIO72 Rev. 1.2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CPCI-DIO72 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for ESD electronic CPCI-DIO72

  • Page 1 CPCI-DIO72 CompactPCI-digital I/O-Board Hardware Installation Technical Data Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 2 The changes in the document listed below affect changes in the hardware as well as changes in the description of facts only. Chapter Changes versus previous version Additional types of connector X400. Technical details are subject to change without further notice. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 3 Vahrenwalder Str. 207 30165 Hannover Germany Phone: +49-511-372 98-0 Fax: +49-511-372 98-68 E-mail: info@esd-electronics.com Internet: www.esd-electronics.com USA / Canada 7667 W. Sample Road Suite 127 Coral Springs, FL 33065 Phone: +1-800-504-9856 Fax: +1-800-288-8235 E-mail: sales@esd-electronics.com Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 4: Table Of Contents

    1.1 Description of the CPCI-DIO72-Board ........
  • Page 5 This page is intentionally left blank. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 6: Overview

    CompactPCI Connector Fig. 1.1: Block-circuit diagram of the CPCI-DIO72-module The CPCI-DIO72-board is a digital I/O-board which can be universally used in the CompactPCI- system. It mainly consists of the components input circuit, an FPGA as an I/O-controller and a PCI-bridge.
  • Page 7: Pcb-View With Connector Designation

    Overview 1.2 PCB-View with Connector Designation Fig. 1.2: Module view (represented without front panel) Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 8: Switching Inputs And Outputs

    The input circuit additionally offers a safety function from positive or negative over voltage caused by internal clamp diodes. Furthermore, all signals of the 80-pin socket in the front panel of the CPCI-DIO72-board are in high- impedance status as long as the CompactPCI system is not switched on and the FPGA has not been programmed.
  • Page 9 This page is intentionally left blank. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 10: Hardware Installation

    Discharge the electro-statical electricity of your body as described above. Disconnect your computer from mains. Insert the CPCI-DIO72-module into a free CompactPCI-bus slot. Fix the CPCI-DIO72-module with the front-panel screw provided. Connect the I/O-signals to the half-pitch DSUB-connector X400 in the front panel.
  • Page 11 This page is intentionally left blank. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 12: Summary Of Technical Data

    X100 (132-pin post connector) - CompactPCI-board connector Connectors X400 (80-pin DSUB Half-Pitch) - angled mini DSUB-socket by AMP Dimensions 100 mm x 160 mm Weight 160 g Table 3.1: General data of the module Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 13: Compactpci-Bus

    X400 (80-pin DSUB Half-Pitch) - angled mini DSUB- socket by AMP Interrupts IRQ with rising or falling edge of an input DMA-access reading the inputs Table 3.3: Digital inputs and outputs of the CPCI-DIO72-module Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 14: Software Support

    -40...+85 I.2303.03 CPCI-DIO72-RTOS-UH RTOS-UH-Obj.-licence I.2303.54 CPCI-DIO72-VxW VxWorks-Obj.-licence I.2303.55 CPCI-DIO72-ME English manual I.2303.21 *) If manual and product are ordered together, the manual is free of charge. Table 3.5: Order information Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 15 This page is intentionally left blank. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 16: Led-Display

    Host CPU accesses board via PCI-bus LED220B The board triggers a PCI-bus interrupt LED220C green INIT FPGA is programmed, board is functioning LED220D green Power - power is supplied Table 4.1: Display function of the LEDs Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 17 This page is intentionally left blank. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 18: Connector Assignment

    - connector at PCB: 80-pole half pitch male DSUB connector, AMP order no.: 749830-8 or 787190-8 - connector at wire: 80-pole half pitch female DSUB connector, AMP order no.: 749621-8 or 749111-7 5.1.2 Pin Assignment Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 19: Signal Assignment

    I/O 64 I/O 29 I/O 65 I/O 30 I/O 66 I/O 31 I/O 67 I/O 68 I/O 32 I/O 69 I/O 33 I/O 70 I/O 34 I/O 71 I/O 35 OUTEN I/O 36 Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 20: Circuit Diagrams

    Circuit Diagrams 6. Circuit Diagrams The PDF-file of this document does not contain the circuit diagrams. The circuit diagrams are shipped on request. Installation and technical data CPCI-DIO72 Rev. 1.2...
  • Page 21 CPCI-DIO72-API Software Manual CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh esd electronic system design gmbh Vahrenwalder Str. 207 • 30165 Hannover • Germany www.esd-electronics.com • Fax: 0511/37 29 8-68 Phone: 0511/37 29 80 • International: +49-5 11-37 29 80...
  • Page 22 30165 Hannover Germany Phone: +49-511-372 98-0 Fax: +49-511-372 98-68 E-mail: info@esd-electronics.com Internet: www.esd-electronics.com USA / Canada: esd electronics Inc. 12 Elm Street Hatfield, MA 01038-0048 Phone: +1-800-732-8006 Fax: +1-800-732-8093 E-mail: us-sales@esd-electronics.com Internet: www.esd-electronics.us CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 23 VxWorks I.2303.55 not specified RTOS-UH I.2303.54 not specified Linux I.2303.19 I.2303.55 Changes in the software and/or the documentation Chapter Changes in this manual versus previous version Configuration of the channel direction changed CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 24 This page is intentionally left blank. CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 25 5.2.6 io72test -MASK ........... 29 CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 26 This page is intentionally left blank. CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 27: Introduction

    Below, the individual calls of the program interface will be described. The prototypes of the calls and the required constants are in the header file ‘io72api.h’. When using the CPCI-DIO72 board, the header file must always be integrated into the source code. Write and read accesses into registers of the CPCI- DIO72 board are generally 32 bits wide.
  • Page 28: Starting And Stopping The Driver

    Starting and Stopping the Driver 2. Starting and Stopping the Driver In order to start the driver io72Start has to be specified. In order to stop the driver io72Stop has to be specified. CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 29: Description Of Functions

    Via parameter card an index of the desired I/O-board is specified for this function. If the call was successful, a handle is returned to the CPCI-DIO72 board via the variable pointing to hnd. A counter in the driver database is increased.
  • Page 30: Io72Close()

    Call: io72Close HANDLE /* specification: handle */ Description: hnd specifies the handle of a CPCI-DIO72 board to be enabled. The counter of the CPCI-DIO72 board is decremented. The handle is enabled with all assigned resources. Specification: hnd: Handle which was returned by io72Open.
  • Page 31: Io72Reset()

    /* specification: handle */ Description: The handle of the CPCI-DIO72 board is specified to this function by hnd. All registers of the CPCI-DIO72 board are reset to default status. Interrupts are blocked. The timer is stopped. All channels are configured as inputs.
  • Page 32: Configuration

    1...100 000 Hz sampling rate (1 Hz ...1 MHz) CONFG_SET_TIMERVAL Timerwert N Set timer frequency by directly writing the timer register. The timer frequency f is calculated in operating mode slow: CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 33 CONFIG_SET_CAPSOURCE can now be sampled at the external trigger connection. Table 3.2: Values of the configuration parameters Return: ‘0’, if the function was successful, or an error code (see page 24). Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 34: Reading The Digital Inputs

    Description of Functions 3.3 Reading the Digital Inputs io72Write() Name: io72Write() - Writing into outputs or registers of the CPCI-DIO72 board Call: io72Write HANDLE hnd, /* handle */ mode, /* inputs to be read */ void *buffer /* pointer to data buffer */...
  • Page 35 DMA...reading per DMA Table 3.3: Values of configuration parameter mode *buffer: pointer to data buffer Return: ‘0’, if the function was successful, or an error code (see table 3.7 on page 24). Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 36: Io72Maskwrite()

    When register pairs (64 bits) are accessed, maskbuffer has to point to an array of two long words as well. Return: ‘0’, if the function was successful, or an error code (see table 3.7 on page 24). Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 37: Io72Read()

    Description of Functions io72Read() Name: io72Read() - Reading inputs or registers of the CPCI-DIO72 board. Call: io72Read HANDLE hnd, /* handle */ mode, /* inputs to the read */ void *buffer /* pointer to data buffer */ Description: Via io72Read the status of the digital inputs is read transparently.
  • Page 38: Interrupt Handling

    If more than one interrupt was triggered during the enabling of interrupts or between two Io72IntRead calls, Io72IntRead returns the value: IO72_ERR_LOST_IRQ. The reading of data is not influenced by this. Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 39: Dma-Handling

    CPU too much. Larger amounts of data should therefore be read by means of the DMA-functions, provided the application allows the use of them. io72DmaRead() Name: io72DmaRead() - Reading inputs of the CPCI-DIO72 board via DMA. Call: io72DmaRead HANDLE...
  • Page 40: Io72Multidmastart()

    BUFFER_SIZE ,BUFFER_COUNT); The advantage of io72MultiDma-functions compared to the io72DmaRead- function is that all input data are stored after io72MultiDmaStart has been called, until io72MultiDmaStop is called. (see also io72MultiDmaRead and io72MultiDmaStop) CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 41 Return: ‘0’, if the function was successful, or an error code (see table 3.7 on page 24). Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 42: Io72Multidmaread()

    Description of Functions io72MultiDmaRead() Name: io72MultiDmaRead() - Reading inputs of the CPCI-DIO72-board via DMA Call: io72MultiDmaRead HANDLE hnd, void *buffer Description: This function blocks until a buffer area which has been designed for this by io72MultiDmaStart is filled with data. If this is the case, a pointer pointing to the beginning of this filled buffer area is returned at the position pointed to by buffer.
  • Page 43: Io72Multidmastop()

    Call: io72MultiDmaStop HANDLE Description: By calling this function a DMA-transfer which was started by means of io72MultiDmaStart is stopped. The handle of a CPCI-DIO72-board is specified to this function via hnd. Specification: *hnd: Handle which was returned by io72Open. Return: ‘0’, if the function was successful, or an error code (see table 3.7 on page 24).
  • Page 44: Io72Dmabufferalloc()

    DMA-buffer in bytes (max. IO72_MAXDMABUFSIZE bytes). **buffer: a pointer to DMA-buffer is returned Return: ‘0’, if the function was successful, or an error code (see table 3.7 on page 24). Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 45: Io72Dmabufferfree()

    DMA-buffer in bytes (max. IO72_MAXDMABUFSIZE bytes). *buffer: pointer to DMA-buffer Return: ‘0’, if the function was successful, or an error code (see table 3.7 on page 24). Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 46: Auxiliary Functions

    Call: io72GetIrqCount HANDLE Description: All interrupts triggered by a CPCI-DIO72-board are counted by the driver. By means of this function the counter position of this interrupt counter can be requested. The function can be helpful during the application development. Specification: hnd: Handle which was returned by io72Open.
  • Page 47: Io72Resetirqcount()

    By means of this function the counter position of the interrupt counter can be reset to 0 (see io72GetIrqCount). Specification: hnd: Handle which was returned by io72Open. Return: This function always returns ‘0’. Header: io72api.h CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 48: Returned Values And Error Codes Of The Api-Calls

    ENOMEN The buffer cannot be allocated. EBUSY The function cannot run because a resource on the CPCI-DIO72 is already used (e.g.: a DMA-transfer is active). Table 3.7: Returned values and error codes CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 49: Operation Of Multi-Dma-Calls

    The io72MultiDma. . . - calls can automatically fill various memory areas successively with reading data without the need of starting another DMA-transfer from the programming code. The driver uses the scatter-gather-DMA-mode of the PCI9054 bridge on the CPCI-DIO72 board for these functions. By means of the API-call io72MultiDmaStart various data structures are constructed and initialised first.
  • Page 50 As soon as the entire list has been worked off, the process proceeds with the beginning of the list again (chain structure). This procedure can be aborted any time by calling io72MultiDmaStop. The capacity of these API-calls is the indepent processing of the scatter-gather-descriptor list by means of the PCI- bridge. CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 51: Examples For Application Programming

    I/O-channels so that these signals can be simulated by the test software. This test adapter is not included in the board’s scope of supply. DIO 0 OUTEN DIO 71 LATCH Fig 5.1: Wiring of the test adapter CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 52: Functions Of The Driver

    In the second part of the routine a second task is started, which created several edges in the inputs after a short delay. These edges trigger interrupts which the first task is waiting for. The edge capture register is returned at the end of this test. CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...
  • Page 53: Io72Test -Sgdma

    This test demonstrates the way the io72MaskWrite-calls of the programming interface are working. Writing accesses in the routine always only mainpulate the bit positions which have been enabled for this by masking data. CPCI-DIO72 Software Manual Rev. 1.5 - esd gmbh...

Table of Contents